From 43b70c75b2bfed6376d0d99e5c5028c366d07c6e Mon Sep 17 00:00:00 2001
From: patacongo <patacongo@42af7a65-404d-4744-a932-0658087f49c3>
Date: Thu, 2 Dec 2010 12:55:25 +0000
Subject: [PATCH] Add LCD controller header files

git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@3155 42af7a65-404d-4744-a932-0658087f49c3
---
 drivers/lcd/pcf8833.h  | 125 +++++++++++++++++++++++++++++++++++++++++
 drivers/lcd/s1d15g10.h | 106 ++++++++++++++++++++++++++++++++++
 2 files changed, 231 insertions(+)
 create mode 100755 drivers/lcd/pcf8833.h
 create mode 100755 drivers/lcd/s1d15g10.h

diff --git a/drivers/lcd/pcf8833.h b/drivers/lcd/pcf8833.h
new file mode 100755
index 0000000000..efd2a86cde
--- /dev/null
+++ b/drivers/lcd/pcf8833.h
@@ -0,0 +1,125 @@
+/**************************************************************************************
+ * drivers/lcd/pcf8833.h
+ * Definitions for the Phillips PCF8833 LCD controller
+ *
+ *   Copyright (C) 2010 Gregory Nutt. All rights reserved.
+ *   Author: Gregory Nutt <spudmonkey@racsa.co.cr>
+ *
+ * References: "Data Sheet, PCF8833 STN RGB 132x132x3 driver," Phillips, 2003 Feb 14.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ *
+ * 1. Redistributions of source code must retain the above copyright
+ *    notice, this list of conditions and the following disclaimer.
+ * 2. Redistributions in binary form must reproduce the above copyright
+ *    notice, this list of conditions and the following disclaimer in
+ *    the documentation and/or other materials provided with the
+ *    distribution.
+ * 3. Neither the name NuttX nor the names of its contributors may be
+ *    used to endorse or promote products derived from this software
+ *    without specific prior written permission.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+ * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+ * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+ * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
+ * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+ * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+ * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
+ * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
+ * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+ * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+ * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+ * POSSIBILITY OF SUCH DAMAGE.
+ *
+ **************************************************************************************/
+
+#ifndef __DRIVERS_LCD_PCF8833_H
+#define __DRIVERS_LCD_PCF8833_H
+
+/**************************************************************************************
+ * Included Files
+ **************************************************************************************/
+
+/**************************************************************************************
+ * Pre-processor Definitions
+ **************************************************************************************/
+
+/* LCD Commands */
+
+#define PCF8833_NOP       0x00 /* No operation; Data: none */
+#define PCF8833_SWRESET   0x01 /* Software reset ; Data: none */
+#define PCF8833_BSTROFF   0x02 /* Booster voltage off; Data: none */
+#define PCF8833_BSTRON    0x03 /* Booster voltage on; Data: none */
+#define PCF8833_RDDIDIF   0x04 /* Read display identification; Data: none */
+#define PCF8833_RDDST     0x09 /* Read display status; Data: none */
+#define PCF8833_SLEEPIN   0x10 /* Sleep_IN; Data: none */
+#define PCF8833_SLEEPOUT  0x11 /* Sleep_OUT; Data: none */
+#define PCF8833_PTLON     0x12 /* Partial mode on; Data: none */
+#define PCF8833_NORON     0x13 /* Normal Display mode on; Data: none */
+#define PCF8833_INVOFF    0x20 /* Display inversion off; Data: none */
+#define PCF8833_INVON     0x21 /* Display inversion on; Data: none */
+#define PCF8833_DALO      0x22 /* All pixel off; Data: none */
+#define PCF8833_DAL       0x23 /* All pixel on; Data: none */
+#define PCF8833_SETCON    0x25 /* Set contrast; Data: (1) contrast */
+#define PCF8833_DISPOFF   0x28 /* Display off; Data: none */
+#define PCF8833_DISPON    0x29 /* Display on; Data: none */
+#define PCF8833_CASET     0x2a /* Column address set; Data: (1) X start (2) X end  */
+#define PCF8833_PASET     0x2b /* Page address set Data: (1) Y start (2) Y end */
+#define PCF8833_RAMWR     0x2c /* Memory write; Data: (1) write data */
+#define PCF8833_RGBSET    0x2d /* Colour set; Data: (1-8) red tones, (9-16) green tones, (17-20) blue tones */
+#define PCF8833_PTLAR     0x30 /* Partial area; Data: (1) start address (2) end address */
+#define PCF8833_VSCRDEF   0x33 /* Vertical scroll definition; Data: (1) top fixed, (2) scrol area, (3) bottom fixed */
+#define PCF8833_TEOFF     0x34 /* Tearing line off; Data: none */
+#define PCF8833_TEON      0x35 /* Tearing line on;  Data: (1) don't care */
+#define PCF8833_MADCTL    0x36 /* Memory data access control; Data: (1) access control settings */
+#define PCF8833_SEP       0x37 /* Set Scroll Entry Point; Data: (1) scroll entry point */
+#define PCF8833_IDMOFF    0x38 /* Idle mode off; Data: none */
+#define PCF8833_IDMON     0x39 /* Idle mode on; Data: none */
+#define PCF8833_COLMOD    0x3a /* Interface pixel format; Data: (1) color interface format */
+#define PCF8833_SETVOP    0xb0 /* Set VOP; Data: (1) VOP5-8 (2) VOP0-4 */
+#define PCF8833_BRS       0xb4 /* Bottom Row Swap; Data: none */
+#define PCF8833_TRS       0xb6 /* Top Row Swap; Data: none */
+#define PCF8833_FINV      0xb9 /* Super Frame INVersion; Data: none */
+#define PCF8833_DOR       0xba /* Data ORder; Data: none */
+#define PCF8833_TCDFE     0xbd /* Enable/disable DF temp comp; Data: none */
+#define PCF8833_TCVOPE    0xbf /* Enable or disable VOP temp comp; Data: none */
+#define PCF8833_EC        0xc0 /* Internal or external oscillator; Data: none */
+#define PCF8833_SETMUL    0xc2 /* Set multiplication factor; Data: (1) Multiplication factor */
+#define PCF8833_TCVOPAB   0xc3 /* Set TCVOP slopes A and B; Data: (1) SLB and SLA */
+#define PCF8833_TCVOPCD   0xc4 /* Set TCVOP slopes C and D; Data: (1) SLD and SLC */
+#define PCF8833_TCDF      0xc5 /* Set divider frequency; Data: Divider factor in region (1) A (2) B (3) C (4) D */
+#define PCF8833_DF8COLOR  0xc6 /* Set divider frequency 8-colour mode; Data: (1) DF80-6 */
+#define PCF8833_SETBS     0xc7 /* Set bias system; Data: (1) Bias systems */
+#define PCF8833_RDTEMP    0xc8 /* Temperature read back; Data: none */
+#define PCF8833_NLI       0xc9 /* N-Line Inversion; Data: (1) NLI time slots invervsion */
+#define PCF8833_RDID1     0xda /* Read ID1; Data: none */
+#define PCF8833_RDID2     0xdb /* Read ID2; Data: none */
+#define PCF8833_RDID3     0xdc /* Read ID3; Data: none */
+#define PCF8833_SFD       0xef /* Select factory defaults; Data: none */
+#define PCF8833_ECM       0xf0 /* Enter Calibration mode; Data: (1) Calibration control settings */
+#define PCF8833_OTPSHTIN  0xf1 /* Shift data in OTP shift registers; Data: Any number of bytes */
+
+/* PCF8833 status register bit definitions */
+
+#define PCF8833_ST_RGB_ORD        (1 <<  2)
+#define PCF8833_ST_LINE_ADDR_ORD  (1 <<  3)
+#define PCF8833_ST_ADDR_MODE      (1 <<  4)
+#define PCF8833_ST_X_ADDR_ODR     (1 <<  5)
+#define PCF8833_ST_Y_ADDR_ODR     (1 <<  6)
+#define PCF8833_ST_BOOSTER_ON     (1 <<  7)
+#define PCF8833_ST_NORM_MODE      (1 <<  8)
+#define PCF8833_ST_SLEEP_MODE     (1 <<  9)
+#define PCF8833_ST_PARTIAL_MODE   (1 << 10)
+#define PCF8833_ST_IDLE_MODE      (1 << 11)
+#define PCF8833_ST_PIXEL_FORM     (7 << 12)
+#define PCF8833_ST_TEARING_MODE   (1 << 17)
+#define PCF8833_ST_DISPLAY_MODE   (1 << 18)
+#define PCF8833_ST_ALL_PIXELS_OFF (1 << 19)
+#define PCF8833_ST_ALL_PIXELS_ON  (1 << 20)
+#define PCF8833_ST_INV_MODE       (1 << 21)
+#define PCF8833_ST_V_SCROLL_MODE  (1 << 23)
+
+#endif /* __DRIVERS_LCD_PCF8833_H */
\ No newline at end of file
diff --git a/drivers/lcd/s1d15g10.h b/drivers/lcd/s1d15g10.h
new file mode 100755
index 0000000000..d2512b23bf
--- /dev/null
+++ b/drivers/lcd/s1d15g10.h
@@ -0,0 +1,106 @@
+/**************************************************************************************
+ * drivers/lcd/s1d15g10.h
+ * Definitions for the Epson S1D15G0 LCD controller
+ *
+ *   Copyright (C) 2010 Gregory Nutt. All rights reserved.
+ *   Author: Gregory Nutt <spudmonkey@racsa.co.cr>
+ *
+ * References: S1D15G0D08B000, Seiko Epson Corportation, 2002.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ *
+ * 1. Redistributions of source code must retain the above copyright
+ *    notice, this list of conditions and the following disclaimer.
+ * 2. Redistributions in binary form must reproduce the above copyright
+ *    notice, this list of conditions and the following disclaimer in
+ *    the documentation and/or other materials provided with the
+ *    distribution.
+ * 3. Neither the name NuttX nor the names of its contributors may be
+ *    used to endorse or promote products derived from this software
+ *    without specific prior written permission.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+ * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+ * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+ * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
+ * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+ * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+ * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
+ * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
+ * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+ * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+ * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+ * POSSIBILITY OF SUCH DAMAGE.
+ *
+ **************************************************************************************/
+
+#ifndef __DRIVERS_LCD_PCF8833_H
+#define __DRIVERS_LCD_PCF8833_H
+
+/**************************************************************************************
+ * Included Files
+ **************************************************************************************/
+
+/**************************************************************************************
+ * Pre-processor Definitions
+ **************************************************************************************/
+
+/* Epson S1D15G10 Command Set */
+
+#define S1D15G10_DISON       0xaf /* Display on; Data: none */
+#define S1D15G10_DISOFF      0xae /* Display off; Data: none */
+#define S1D15G10_DISNOR      0xa6 /* Normal display; Data: none */
+#define S1D15G10_DISINV      0xa7 /* Inverse display; Data: none */
+#define S1D15G10_COMSCN      0xbb /* Common scan direction; Data: (1) common scan direction */
+#define S1D15G10_DISCTL      0xca /* Display control; Data: Data: (1) CL div, F1/2 pat, (2) duty, (3) FR inverse (4) dispersion */
+#define S1D15G10_SLPIN       0x95 /* Sleep in; Data: none */
+#define S1D15G10_SLPOUT      0x94 /* Sleep out; Data: none */
+#define S1D15G10_PASET       0x75 /* Page address set; Data: (1) start page, (2) end page */
+#define S1D15G10_CASET       0x15 /* Column address set; Data: (1) start addr, (2) end addr */
+#define S1D15G10_DATCTL      0xbc /* Data scan direction, etc.; Data: (1) inverse, scan dir (2) RGB, (3) gray-scale */
+#define S1D15G10_RGBSET8     0xce /* 256-color position set; Data: (1-8) red tones, (9-16) green tones, (17-20) blue tones */
+#define S1D15G10_RAMWR       0x5c /* Writing to memory; Data: (1) write data */
+#define S1D15G10_RAMRD       0x5d /* Reading from memory; Data: (1) read data */
+#define S1D15G10_PTLIN       0xa8 /* Partial display in; Data: (1) start addr, (2) end addr */
+#define S1D15G10_PTLOUT      0xa9 /* Partial display out; Data: none */
+#define S1D15G10_RMWIN       0xe0 /* Read and modify write; Data: none */
+#define S1D15G10_RMWOUT      0xee /* End; Data: none */
+#define S1D15G10_ASCSET      0xaa /* Area scroll set; Data: (1) top addr, (2) bottom addr, (3) Num blocks, (4) scroll mode */
+#define S1D15G10_SCSTART     0xab /* Scroll start set; Data: (1) start block addr */
+#define S1D15G10_OSCON       0xd1 /* Internal oscillation on; Data: none */
+#define S1D15G10_OSCOFF      0xd2 /* Internal oscillation off; Data: none */
+#define S1D15G10_PWRCTR      0x20 /* Power control; Data: (1) LCD drive power */
+#define S1D15G10_VOLCTR      0x81 /* Electronic volume control; Data: (1) volume value, (2) resistance ratio */
+#define S1D15G10_VOLUP       0xd6 /* Increment electronic control by 1; Data: none */
+#define S1D15G10_VOLDOWN     0xd7 /* Decrement electronic control by 1; Data: none */
+#define S1D15G10_TMPGRD      0x82 /* Temperature gradient set; Data: (1-14) temperature gradient */
+#define S1D15G10_EPCTIN      0xcd /* Control EEPROM; Data: (1) read/write */
+#define S1D15G10_EPCOUT      0xcc /* Cancel EEPROM control; Data: none */
+#define S1D15G10_EPMWR       0xfc /* Write into EEPROM; Data: none */
+#define S1D15G10_EPMRD       0xfd /* Read from EEPROM; Data: none */
+#define S1D15G10_EPSRRD1     0x7c /* Read register 1; Data: none */
+#define S1D15G10_EPSRRD2     0x7d /* Read regiser 2; Data: none */
+#define S1D15G10_NOP         0x25 /* NOP intruction (0x45?); Data: none */
+#define S1D15G10_STREAD      0x20 /* Status read; Data: none */
+
+/* Status register bit definions (after reset or NOP) */
+
+#define S1D15G10_SR_PARTIAL  (1 << 0)  /* Bit 1: Partial display */
+#define S1D15G10_SR_INVERSE  (1 << 1)  /* Bit 1: Display on */
+#define S1D15G10_SR_EEPROM   (1 << 2)  /* Bit 2: EEPROM access */
+#define S1D15G10_SR_DISPON   (1 << 3)  /* Bit 3: Display on */
+#define S1D15G10_SR_COLSCAN  (1 << 4)  /* Bit 4: Column scan direction */
+#define S1D15G10_SR_RMW      (1 << 5)  /* Bit 5: Read modify write */
+#define S1D15G10_SR_SCROLL   (3 << 6)  /* Bits 6-7: Area scroll mode */
+
+/* Status register bit definions (after EPSRRD1) */
+
+#define S1D15G10_SR_VOLUME   0x3f      /* Bits 0-5: Electronic volume control values */
+
+/* Status register bit definions (after EPSRRD2) */
+
+#define S1D15G10_SR_VOLUME   0x07      /* Bits 0-2: Built-in resistance ratio */
+
+#endif /* __DRIVERS_LCD_PCF8833_H */
\ No newline at end of file
-- 
GitLab