From a3e8385b548c4b8525a167118a2b4ab7efe8c2a4 Mon Sep 17 00:00:00 2001
From: natsfr <nats.fr@gmail.com>
Date: Mon, 2 Feb 2015 01:31:16 +0100
Subject: [PATCH] added PMSRE parts

---
 DAC/MAXIM/MAX571X-TSSOP14.lib            |  30 ++++++
 FPGA/Xilinx/Spartan 3/xc3s200a-vq100.lib | 121 +++++++++++++++++++++++
 Passive/resistors.lib                    |  21 ++++
 3 files changed, 172 insertions(+)
 create mode 100644 DAC/MAXIM/MAX571X-TSSOP14.lib
 create mode 100644 FPGA/Xilinx/Spartan 3/xc3s200a-vq100.lib
 create mode 100644 Passive/resistors.lib

diff --git a/DAC/MAXIM/MAX571X-TSSOP14.lib b/DAC/MAXIM/MAX571X-TSSOP14.lib
new file mode 100644
index 0000000..411424a
--- /dev/null
+++ b/DAC/MAXIM/MAX571X-TSSOP14.lib
@@ -0,0 +1,30 @@
+EESchema-LIBRARY Version 2.3  Date: 04/01/2015 14:26:39
+#encoding utf-8
+#
+# MAX5713/4/5-TSSOP14
+#
+DEF MAX5713/4/5-TSSOP14 U 0 40 Y Y 1 F N
+F0 "U" -450 500 60 H V C CNN
+F1 "MAX5713/4/5-TSSOP14" 100 950 60 V V C CNN
+F2 "~" 0 0 60 H V C CNN
+F3 "~" 0 0 60 H V C CNN
+DRAW
+S -400 450 0 0 0 1 0 N
+X REF 1 -500 400 100 R 25 25 1 1 I
+X OUTA 2 100 300 100 L 25 25 1 1 O
+X OUTB 3 100 250 100 L 25 25 1 1 O
+X GND 4 -200 -100 100 U 25 25 1 1 W
+X OUTC 5 100 200 100 L 25 25 1 1 O
+X OUTD 6 100 150 100 L 25 25 1 1 O
+X Vdd 7 -250 550 100 D 25 25 1 1 W
+X /RDY 8 100 50 100 L 25 25 1 1 O
+X DIN 9 -500 200 100 R 25 25 1 1 I
+X SCLK 10 -500 250 100 R 25 25 1 1 I
+X CSB 11 -500 300 100 R 25 25 1 1 I
+X /CLR 12 -500 100 100 R 25 25 1 1 I
+X Vddio 13 -150 550 100 D 25 25 1 1 W
+X /LDAC 14 -500 50 100 R 25 25 1 1 I
+ENDDRAW
+ENDDEF
+#
+#End Library
diff --git a/FPGA/Xilinx/Spartan 3/xc3s200a-vq100.lib b/FPGA/Xilinx/Spartan 3/xc3s200a-vq100.lib
new file mode 100644
index 0000000..e004fac
--- /dev/null
+++ b/FPGA/Xilinx/Spartan 3/xc3s200a-vq100.lib	
@@ -0,0 +1,121 @@
+EESchema-LIBRARY Version 2.3  Date: 06/12/2014 17:43:48
+#encoding utf-8
+#
+# XC3S200A-VQ100
+#
+DEF XC3S200A-VQ100 U 0 40 Y Y 6 L N
+F0 "U" 0 700 60 H V C CNN
+F1 "XC3S200A-VQ100" 0 900 60 H V C CNN
+F2 "~" 100 -100 60 H V C CNN
+F3 "~" 100 -100 60 H V C CNN
+DRAW
+S -200 550 400 -1250 0 1 0 N
+T 0 0 -1350 60 0 1 1 Bank~0  Normal 0 C C
+X IO_0_GCLK11 90 -300 350 100 R 25 25 1 1 B C
+X IP_VREF_0 82 -300 -650 100 R 25 25 1 1 I
+X IO_L02P_GCLK4 83 -300 50 100 R 25 25 1 1 B C
+X IO_L05P 93 -300 -300 100 R 25 25 1 1 B
+X IO_L02N_GCLK5 84 -300 100 100 R 25 25 1 1 B C
+X IO_L05N 94 -300 -250 100 R 25 25 1 1 B
+X IO_L03P_GCLK6 85 -300 -50 100 R 25 25 1 1 B C
+X IO_L03N_GCLK7 86 -300 0 100 R 25 25 1 1 B C
+X VCCO 96 -300 500 100 R 25 25 1 1 W
+X L01P_VREF_0 77 -300 200 100 R 25 25 1 1 B
+X IP 97 -300 -600 100 R 25 25 1 1 I
+X IO_L01N 78 -300 250 100 R 25 25 1 1 B
+X IO_L04P_GCLK8 88 -300 -150 100 R 25 25 1 1 B C
+X IO_L06P_VREF_0 98 -300 -500 100 R 25 25 1 1 B
+X VCCO 79 -300 450 100 R 25 25 1 1 W
+X IO_L04N_GCLK9 89 -300 -100 100 R 25 25 1 1 B C
+X IO_L06N_PUDC_B 99 -300 -450 100 R 25 25 1 1 B
+T 0 50 -1350 60 0 2 1 BANK~1  Normal 0 C C
+X IO_L02N_RHCLK1 60 -300 100 100 R 25 25 2 1 B C
+X IO_L05P 70 -300 -350 100 R 25 25 2 1 B
+X IO_L03P_RHCLK2 61 -300 -50 100 R 25 25 2 1 B C
+X IO_L05N 71 -300 -300 100 R 25 25 2 1 B
+X IO_L03N_TRDY1_RHCLK3 62 -300 0 100 R 25 25 2 1 B C
+X IO_L06P 72 -300 -550 100 R 25 25 2 1 B
+X IO_L06N 73 -300 -500 100 R 25 25 2 1 B
+X IO_L04P_IRDY1_RHCLK6 64 -300 -150 100 R 25 25 2 1 B C
+X IO_L04N_RHCLK7 65 -300 -100 100 R 25 25 2 1 B C
+X IO_L01P 56 -300 300 100 R 25 25 2 1 B
+X IO_L01N 57 -300 350 100 R 25 25 2 1 B
+X VCCO 67 -300 500 100 R 25 25 2 1 W
+X IP_VREF 68 -300 -650 100 R 25 25 2 1 B
+X IO_L02P_RHCLK0 59 -300 50 100 R 25 25 2 1 B C
+T 0 0 -1350 60 0 3 1 BANK~2  Normal 0 C C
+X IO_L04P_VS1 30 -300 -350 100 R 25 25 3 1 B
+X IO_L08P_GCLK14 40 -300 -1000 100 R 25 25 3 1 B
+X IO_L11P_D2 50 -300 0 100 R 25 25 3 1 B
+X IO_L04N_VS0 31 -300 -300 100 R 25 25 3 1 B
+X IO_L08N_GCLK15 41 -300 -1050 100 R 25 25 3 1 B
+X IO_L12P_D0_DIN_MISO 51 -300 100 100 R 25 25 3 1 B
+X IO_L05P 32 -300 -750 100 R 25 25 3 1 B
+X IO_L11N_D1 52 -300 50 100 R 25 25 3 1 B
+X IO_L01P_M1 23 -300 -550 100 R 25 25 3 1 B
+X IO_L05N 33 -300 -800 100 R 25 25 3 1 B
+X IO_L09P_GCLK0 43 -300 -900 100 R 25 25 3 1 B
+X IO_L12N_CCLK 53 -300 200 100 R 25 25 3 1 B
+X IO_L02P_M2 24 -300 -600 100 R 25 25 3 1 B
+X IO_L06P_D7 34 -300 -250 100 R 25 25 3 1 B
+X IO_L09N_GCLK1 44 -300 -950 100 R 25 25 3 1 B
+X IO_L01N_M0 25 -300 -500 100 R 25 25 3 1 B
+X IO_L06N_D6 35 -300 -200 100 R 25 25 3 1 B
+X VCCO 45 -300 450 100 R 25 25 3 1 W
+X VCCO 26 -300 500 100 R 25 25 3 1 W
+X IO_L07P_D5 36 -300 -150 100 R 25 25 3 1 B
+X IO_MOSI_CSI_B 46 -300 150 100 R 25 25 3 1 B
+X IO_L02N_CSO_B 27 -300 350 100 R 25 25 3 1 B
+X IO_L07N_D4 37 -300 -100 100 R 25 25 3 1 B
+X IO_L03P_RDWR_B 28 -300 300 100 R 25 25 3 1 B
+X IO_L10P_INIT_B 48 -300 250 100 R 25 25 3 1 B
+X IO_L03N_VS2 29 -300 -400 100 R 25 25 3 1 B
+X IP_VREF 39 -300 -1150 100 R 25 25 3 1 I
+X IO_L10N_D3 49 -300 -50 100 R 25 25 3 1 B
+T 0 0 -1350 60 0 4 1 BANK~3  Normal 0 C C
+X IO_L01P 3 -300 -500 100 R 25 25 4 1 B
+X IO_L01N 4 -300 -550 100 R 25 25 4 1 B
+X IO_L02P 5 -300 -650 100 R 25 25 4 1 B
+X IO_L02N 6 -300 -700 100 R 25 25 4 1 B
+X IP_VREF 7 -300 -1200 100 R 25 25 4 1 I
+X IO_L03P_LHCLK0 9 -300 100 100 R 25 25 4 1 B
+X IO_L03N_LHCLK1 10 -300 50 100 R 25 25 4 1 B
+X IO_L06N 20 -300 -850 100 R 25 25 4 1 B
+X VCCO 11 -300 500 100 R 25 25 4 1 W
+X IP 21 -300 -1150 100 R 25 25 4 1 I
+X IO_L04P_LHCLK2 12 -300 0 100 R 25 25 4 1 B
+X IO_L04N_IRDY2_LHCLK3 13 -300 -50 100 R 25 25 4 1 B
+X IO_L05P_TRDY2_LHCLK6 15 -300 -100 100 R 25 25 4 1 B
+X IO_L05N_LHCLK7 16 -300 -150 100 R 25 25 4 1 B
+X IO_L06P 19 -300 -800 100 R 25 25 4 1 B
+T 0 0 -1350 60 0 5 1 GND  Normal 0 C C
+X GND 8 -300 -500 100 R 25 25 5 1 W
+X GND 80 -300 -600 100 R 25 25 5 1 W
+X GND 91 -300 -800 100 R 25 25 5 1 W
+X GND 42 -300 100 100 R 25 25 5 1 W
+X GND 63 -300 -200 100 R 25 25 5 1 W
+X GND 14 -300 300 100 R 25 25 5 1 W
+X GND 74 -300 -400 100 R 25 25 5 1 W
+X GND 95 -300 -900 100 R 25 25 5 1 W
+X GND 47 -300 0 100 R 25 25 5 1 W
+X GND 87 -300 -700 100 R 25 25 5 1 W
+X GND 18 -300 200 100 R 25 25 5 1 W
+X GND 58 -300 -100 100 R 25 25 5 1 W
+X GND 69 -300 -300 100 R 25 25 5 1 W
+X TMS 1 -300 -250 100 R 25 25 6 1 I
+X TDI 2 -300 -150 100 R 25 25 6 1 I
+X VCCINT 81 -300 -1200 100 R 25 25 6 1 W
+X VCCAUX 22 -300 -550 100 R 25 25 6 1 W
+X VCCAUX 92 -300 -650 100 R 25 25 6 1 W
+X DONE 54 -300 450 100 R 25 25 6 1 O
+X VCCAUX 55 -300 -600 100 R 25 25 6 1 W
+X TDO 75 -300 -200 100 R 25 25 6 1 O
+X VCCINT 66 -300 -1150 100 R 25 25 6 1 W
+X TCK 76 -300 -100 100 R 25 25 6 1 I
+X VCCINT 17 -300 -1050 100 R 25 25 6 1 W
+X VCCINT 38 -300 -1100 100 R 25 25 6 1 W
+X PROG_B 100 -300 350 100 R 25 25 6 1 B
+ENDDRAW
+ENDDEF
+#
+#End Library
diff --git a/Passive/resistors.lib b/Passive/resistors.lib
new file mode 100644
index 0000000..3a368e8
--- /dev/null
+++ b/Passive/resistors.lib
@@ -0,0 +1,21 @@
+EESchema-LIBRARY Version 2.3  Date: Wed 07 Jan 2015 09:33:25 AM CET
+#encoding utf-8
+#
+# RES_0603
+#
+DEF RES_0603 R 0 0 N N 1 F N
+F0 "R" 0 -100 25 H V C CNN
+F1 "RES_0603" 0 50 25 H V C CNN
+F2 "SM0603" 0 0 60 H V C CNN
+F3 "~" 0 0 60 H V C CNN
+$FPLIST
+ SM0603
+$ENDFPLIST
+DRAW
+P 7 0 1 0  -50 0  -40 30  -20 -30  0 30  20 -30  40 30  50 0 N
+X 1 1 -100 0 50 R 50 50 1 1 I
+X 2 2 100 0 50 L 50 50 1 1 I
+ENDDRAW
+ENDDEF
+#
+#End Library
-- 
GitLab