Skip to content
Commit 588d2b50 authored by Gregory Nutt's avatar Gregory Nutt
Browse files

Xtensa ESP32: Oddly, an rsync barrier when writing to co-processor register corrects problem.

parent 1b7162a0
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment