Skip to content
Commit 706f01b8 authored by Gregory Nutt's avatar Gregory Nutt
Browse files

STM32 SPI: The source clock for SPI 4,5, and 6 should be PCLK2, not PCLK1... 

STM32 SPI:  The source clock for SPI 4,5, and 6 should be PCLK2, not PCLK1 (for F411, F427, and F429).  Per David Sidrane.
parent 93181211
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment