current_regs should be volatile; add support for nested interrupts; enable...
current_regs should be volatile; add support for nested interrupts; enable interrupts during syscall processing git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@3475 42af7a65-404d-4744-a932-0658087f49c3
Showing
- ChangeLog 5 additions, 0 deletionsChangeLog
- arch/8051/src/up_initialize.c 2 additions, 2 deletionsarch/8051/src/up_initialize.c
- arch/8051/src/up_internal.h 2 additions, 2 deletionsarch/8051/src/up_internal.h
- arch/8051/src/up_irqtest.c 4 additions, 4 deletionsarch/8051/src/up_irqtest.c
- arch/arm/include/cortexm3/irq.h 14 additions, 0 deletionsarch/arm/include/cortexm3/irq.h
- arch/arm/src/arm/up_dataabort.c 13 additions, 3 deletionsarch/arm/src/arm/up_dataabort.c
- arch/arm/src/arm/up_doirq.c 9 additions, 4 deletionsarch/arm/src/arm/up_doirq.c
- arch/arm/src/arm/up_prefetchabort.c 11 additions, 3 deletionsarch/arm/src/arm/up_prefetchabort.c
- arch/arm/src/c5471/c5471_irq.c 2 additions, 2 deletionsarch/arm/src/c5471/c5471_irq.c
- arch/arm/src/common/up_internal.h 4 additions, 4 deletionsarch/arm/src/common/up_internal.h
- arch/arm/src/cortexm3/up_doirq.c 10 additions, 5 deletionsarch/arm/src/cortexm3/up_doirq.c
- arch/arm/src/cortexm3/up_svcall.c 23 additions, 0 deletionsarch/arm/src/cortexm3/up_svcall.c
- arch/arm/src/dm320/dm320_decodeirq.c 9 additions, 3 deletionsarch/arm/src/dm320/dm320_decodeirq.c
- arch/arm/src/dm320/dm320_irq.c 1 addition, 1 deletionarch/arm/src/dm320/dm320_irq.c
- arch/arm/src/imx/imx_decodeirq.c 8 additions, 3 deletionsarch/arm/src/imx/imx_decodeirq.c
- arch/arm/src/imx/imx_irq.c 2 additions, 2 deletionsarch/arm/src/imx/imx_irq.c
- arch/arm/src/lm3s/lm3s_irq.c 1 addition, 1 deletionarch/arm/src/lm3s/lm3s_irq.c
- arch/arm/src/lpc17xx/lpc17_irq.c 1 addition, 1 deletionarch/arm/src/lpc17xx/lpc17_irq.c
- arch/arm/src/lpc214x/lpc214x_decodeirq.c 9 additions, 3 deletionsarch/arm/src/lpc214x/lpc214x_decodeirq.c
- arch/arm/src/lpc214x/lpc214x_irq.c 2 additions, 2 deletionsarch/arm/src/lpc214x/lpc214x_irq.c
Loading
Please register or sign in to comment