ARMv7-A/i.MX6: Modify handling of the SMP cache coherency configuration so...
ARMv7-A/i.MX6: Modify handling of the SMP cache coherency configuration so that it is identical to the steps from the TRM. Makes no differenct, however.
parent
278d8330
Please register or sign in to comment