Skip to content
Snippets Groups Projects
Commit d1444607 authored by patacongo's avatar patacongo
Browse files

More PIC32 header files 

git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@3589 42af7a65-404d-4744-a932-0658087f49c3
parent c52c4c7d
No related branches found
No related tags found
No related merge requests found
Expand all Hide whitespace changes
Inline Side-by-side
Documentation/NuttxPortingGuide.html
+ 8
− 6
View file @ d1444607
......@@ -12,7 +12,7 @@
<h1><big><font color="#3c34ec">
<i>NuttX RTOS Porting Guide</i>
</font></big></h1>
<p>Last Updated: May 8, 2011</p>
<p>Last Updated: May 11, 2011</p>
</td>
</tr>
</table>
......@@ -1215,11 +1215,13 @@ The system can be re-made subsequently by just typing <code>make</code>.
These additional steps include:
</p>
<ul>
<li>Auto-generating the file <code>include/nuttx/config.h</code> using the <code>${TOPDIR}/.config</code> file.
<li>Auto-generating the file <code>include/nuttx/version.h</code> using the <code>${TOPDIR}/.version</code> file.
<li>Creating a link to <code>${TOPDIR}/arch/</code><i>&lt;arch-name&gt;</i><code>/include</code> at <code>${TOPDIR}/include/arch</code>.
<li>Creating a link to <code>${TOPDIR}/configs/</code><i>&lt;board-name&gt;</i><code>/include</code> at <code>${TOPDIR}/include/arch/board</code>.
<li>Creating a link to <code>${TOPDIR}/configs/</code><i>&lt;board-name&gt;</i><code>/src</code> at <code>${TOPDIR}/arch/</code><i>&lt;arch-name&gt;</i><code>/src/board</code>
<li>Auto-generating the file <code>include/nuttx/config.h</code> using the <code>${TOPDIR}/.config</code> file.</li>
<li>Auto-generating the file <code>${TOPDIR}/.version</code> with version 0.0 if one does not exist.</li>
<li>Auto-generating the file <code>include/nuttx/version.h</code> using the <code>${TOPDIR}/.version</code> file.</li>
<li>Creating a link to <code>${TOPDIR}/arch/</code><i>&lt;arch-name&gt;</i><code>/include</code> at <code>${TOPDIR}/include/arch</code>.</li>
<li>Creating a link to <code>${TOPDIR}/configs/</code><i>&lt;board-name&gt;</i><code>/include</code> at <code>${TOPDIR}/include/arch/board</code>.</li>
<li>Creating a link to <code>${TOPDIR}/configs/</code><i>&lt;board-name&gt;</i><code>/src</code> at <code>${TOPDIR}/arch/</code><i>&lt;arch-name&gt;</i><code>/src/board</code></li>
<li>Creating a link to <code>${APPDIR}/include</code> at <code>${TOPDIR}/include/apps</code></li>
<li>Creating make dependencies.
</ul>
......
arch/mips/include/pic32mx/irq.h
+ 115
− 46
View file @ d1444607
......@@ -48,52 +48,121 @@
* Pre-processor Definitions
****************************************************************************/
#define PIC32MX_IRQ_CT 0 /* Vector: 0, Core Timer Interrupt */
#define PIC32MX_IRQ_CS0 1 /* Vector: 1, Core Software Interrupt 0 */
#define PIC32MX_IRQ_CS1 2 /* Vector: 2, Core Software Interrupt 1 */
#define PIC32MX_IRQ_INT0 3 /* Vector: 3, External Interrupt 0 */
#define PIC32MX_IRQ_T1 4 /* Vector: 4, Timer 1 */
#define PIC32MX_IRQ_IC1 5 /* Vector: 5, Input Capture 1 */
#define PIC32MX_IRQ_OC1 6 /* Vector: 6, Output Compare 1 */
#define PIC32MX_IRQ_INT1 7 /* Vector: 7, External Interrupt 1 */
#define PIC32MX_IRQ_T2 8 /* Vector: 8, Timer 2 */
#define PIC32MX_IRQ_IC2 9 /* Vector: 9, Input Capture 2 */
#define PIC32MX_IRQ_OC2 10 /* Vector: 10, Output Compare 2 */
#define PIC32MX_IRQ_INT2 11 /* Vector: 11, External Interrupt 2 */
#define PIC32MX_IRQ_T3 12 /* Vector: 12, Timer 3 */
#define PIC32MX_IRQ_IC3 13 /* Vector: 13, Input Capture 3 */
#define PIC32MX_IRQ_OC3 14 /* Vector: 14, Output Compare 3 */
#define PIC32MX_IRQ_INT3 15 /* Vector: 15, External Interrupt 3 */
#define PIC32MX_IRQ_T4 16 /* Vector: 16, Timer 4 */
#define PIC32MX_IRQ_IC4 17 /* Vector: 17, Input Capture 4 */
#define PIC32MX_IRQ_OC4 18 /* Vector: 18, Output Compare 4 */
#define PIC32MX_IRQ_INT4 19 /* Vector: 19, External Interrupt 4 */
#define PIC32MX_IRQ_T5 20 /* Vector: 20, Timer 5 */
#define PIC32MX_IRQ_IC5 21 /* Vector: 21, Input Capture 5 */
#define PIC32MX_IRQ_OC5 22 /* Vector: 22, Output Compare 5 */
#define PIC32MX_IRQ_SPI1E 23 /* Vector: 23, SPI1 */
#define PIC32MX_IRQ_U1E 24 /* Vector: 24, UART1 */
#define PIC32MX_IRQ_I2C1B 25 /* Vector: 25, I2C1 */
#define PIC32MX_IRQ_CN 26 /* Vector: 26, Input Change Interrupt */
#define PIC32MX_IRQ_AD1 27 /* Vector: 27, ADC1 Convert Done */
#define PIC32MX_IRQ_PMP 28 /* Vector: 28, Parallel Master Port */
#define PIC32MX_IRQ_CMP1 29 /* Vector: 29, Comparator Interrupt */
#define PIC32MX_IRQ_CMP2 30 /* Vector: 30, Comparator Interrupt */
#define PIC32MX_IRQ_SPI2E 31 /* Vector: 31, SPI2 */
#define PIC32MX_IRQ_U2E 32 /* Vector: 32, UART2 */
#define PIC32MX_IRQ_I2C2B 33 /* Vector: 33, I2C2 */
#define PIC32MX_IRQ_FSCM 34 /* Vector: 34, Fail-Safe Clock Monitor */
#define PIC32MX_IRQ_RTCC 35 /* Vector: 35, Real-Time Clock and Calendar */
#define PIC32MX_IRQ_DMA0 36 /* Vector: 36, DMA Channel 0 */
#define PIC32MX_IRQ_DMA1 37 /* Vector: 37, DMA Channel 1 */
#define PIC32MX_IRQ_DMA2 38 /* Vector: 38, DMA Channel 2 */
#define PIC32MX_IRQ_DMA3 39 /* Vector: 39, DMA Channel 3 */
/* Vectors 40-43: Not used */
#define PIC32MX_IRQ_FCE 44 /* Vector: 44, Flash Control Event */
#define PIC32MX_IRQ_USB 45 /* Vector: 45, USB */
#define PIC32MX_IRQ_BAD 46 /* Not a real IRQ number */
#define NR_IRQS 46
/* Interrupt vector numbers. These should be used to attach to interrupts
* and to change interrupt priorities.
*/
#define PIC32MX_IRQ_CT 0 /* Vector: 0, Core Timer Interrupt */
#define PIC32MX_IRQ_CS0 1 /* Vector: 1, Core Software Interrupt 0 */
#define PIC32MX_IRQ_CS1 2 /* Vector: 2, Core Software Interrupt 1 */
#define PIC32MX_IRQ_INT0 3 /* Vector: 3, External Interrupt 0 */
#define PIC32MX_IRQ_T1 4 /* Vector: 4, Timer 1 */
#define PIC32MX_IRQ_IC1 5 /* Vector: 5, Input Capture 1 */
#define PIC32MX_IRQ_OC1 6 /* Vector: 6, Output Compare 1 */
#define PIC32MX_IRQ_INT1 7 /* Vector: 7, External Interrupt 1 */
#define PIC32MX_IRQ_T2 8 /* Vector: 8, Timer 2 */
#define PIC32MX_IRQ_IC2 9 /* Vector: 9, Input Capture 2 */
#define PIC32MX_IRQ_OC2 10 /* Vector: 10, Output Compare 2 */
#define PIC32MX_IRQ_INT2 11 /* Vector: 11, External Interrupt 2 */
#define PIC32MX_IRQ_T3 12 /* Vector: 12, Timer 3 */
#define PIC32MX_IRQ_IC3 13 /* Vector: 13, Input Capture 3 */
#define PIC32MX_IRQ_OC3 14 /* Vector: 14, Output Compare 3 */
#define PIC32MX_IRQ_INT3 15 /* Vector: 15, External Interrupt 3 */
#define PIC32MX_IRQ_T4 16 /* Vector: 16, Timer 4 */
#define PIC32MX_IRQ_IC4 17 /* Vector: 17, Input Capture 4 */
#define PIC32MX_IRQ_OC4 18 /* Vector: 18, Output Compare 4 */
#define PIC32MX_IRQ_INT4 19 /* Vector: 19, External Interrupt 4 */
#define PIC32MX_IRQ_T5 20 /* Vector: 20, Timer 5 */
#define PIC32MX_IRQ_IC5 21 /* Vector: 21, Input Capture 5 */
#define PIC32MX_IRQ_OC5 22 /* Vector: 22, Output Compare 5 */
#define PIC32MX_IRQ_SPI1 23 /* Vector: 23, SPI1 */
#define PIC32MX_IRQ_U1 24 /* Vector: 24, UART1 */
#define PIC32MX_IRQ_I2C1 25 /* Vector: 25, I2C1 */
#define PIC32MX_IRQ_CN 26 /* Vector: 26, Input Change Interrupt */
#define PIC32MX_IRQ_AD1 27 /* Vector: 27, ADC1 Convert Done */
#define PIC32MX_IRQ_PMP 28 /* Vector: 28, Parallel Master Port */
#define PIC32MX_IRQ_CMP1 29 /* Vector: 29, Comparator Interrupt */
#define PIC32MX_IRQ_CMP2 30 /* Vector: 30, Comparator Interrupt */
#define PIC32MX_IRQ_SPI2 31 /* Vector: 31, SPI2 */
#define PIC32MX_IRQ_U2 32 /* Vector: 32, UART2 */
#define PIC32MX_IRQ_I2C2 33 /* Vector: 33, I2C2 */
#define PIC32MX_IRQ_FSCM 34 /* Vector: 34, Fail-Safe Clock Monitor */
#define PIC32MX_IRQ_RTCC 35 /* Vector: 35, Real-Time Clock and Calendar */
#define PIC32MX_IRQ_DMA0 36 /* Vector: 36, DMA Channel 0 */
#define PIC32MX_IRQ_DMA1 37 /* Vector: 37, DMA Channel 1 */
#define PIC32MX_IRQ_DMA2 38 /* Vector: 38, DMA Channel 2 */
#define PIC32MX_IRQ_DMA3 39 /* Vector: 39, DMA Channel 3 */
/* Vectors 40-43: Not used */
#define PIC32MX_IRQ_FCE 44 /* Vector: 44, Flash Control Event */
#define PIC32MX_IRQ_USB 45 /* Vector: 45, USB */
#define PIC32MX_IRQ_BAD 46 /* Not a real IRQ number */
#define NR_IRQS 46
/* Interrupt numbers. These should be used for enabling and disabling
* interrupt sources. Note that there are more interrupt sources than
* interrupt vectors and interrupt priorities.
*/
#define PIC32MX_IRQSRC0_FIRST 0
#define PIC32MX_IRQSRC_CT 0 /* Vector: 0, Core Timer Interrupt */
#define PIC32MX_IRQSRC_CS0 1 /* Vector: 1, Core Software Interrupt 0 */
#define PIC32MX_IRQSRC_CS1 2 /* Vector: 2, Core Software Interrupt 1 */
#define PIC32MX_IRQSRC_INT0 3 /* Vector: 3, External Interrupt 0 */
#define PIC32MX_IRQSRC_T1 4 /* Vector: 4, Timer 1 */
#define PIC32MX_IRQSRC_IC1 5 /* Vector: 5, Input Capture 1 */
#define PIC32MX_IRQSRC_OC1 6 /* Vector: 6, Output Compare 1 */
#define PIC32MX_IRQSRC_INT1 7 /* Vector: 7, External Interrupt 1 */
#define PIC32MX_IRQSRC_T2 8 /* Vector: 8, Timer 2 */
#define PIC32MX_IRQSRC_IC2 9 /* Vector: 9, Input Capture 2 */
#define PIC32MX_IRQSRC_OC2 10 /* Vector: 10, Output Compare 2 */
#define PIC32MX_IRQSRC_INT2 11 /* Vector: 11, External Interrupt 2 */
#define PIC32MX_IRQSRC_T3 12 /* Vector: 12, Timer 3 */
#define PIC32MX_IRQSRC_IC3 13 /* Vector: 13, Input Capture 3 */
#define PIC32MX_IRQSRC_OC3 14 /* Vector: 14, Output Compare 3 */
#define PIC32MX_IRQSRC_INT3 15 /* Vector: 15, External Interrupt 3 */
#define PIC32MX_IRQSRC_T4 16 /* Vector: 16, Timer 4 */
#define PIC32MX_IRQSRC_IC4 17 /* Vector: 17, Input Capture 4 */
#define PIC32MX_IRQSRC_OC4 18 /* Vector: 18, Output Compare 4 */
#define PIC32MX_IRQSRC_INT4 19 /* Vector: 19, External Interrupt 4 */
#define PIC32MX_IRQSRC_T5 20 /* Vector: 20, Timer 5 */
#define PIC32MX_IRQSRC_IC5 21 /* Vector: 21, Input Capture 5 */
#define PIC32MX_IRQSRC_OC5 22 /* Vector: 22, Output Compare 5 */
#define PIC32MX_IRQSRC_SPI1E 23 /* Vector: 23, SPI1 */
#define PIC32MX_IRQSRC_SPI1TX 24 /* Vector: 23, " " */
#define PIC32MX_IRQSRC_SPI1RX 25 /* Vector: 23, " " */
#define PIC32MX_IRQSRC_U1E 26 /* Vector: 24, UART1 */
#define PIC32MX_IRQSRC_U1RX 27 /* Vector: 24, " " */
#define PIC32MX_IRQSRC_U1TX 28 /* Vector: 24, " " */
#define PIC32MX_IRQSRC_I2C1B 29 /* Vector: 25, I2C1 */
#define PIC32MX_IRQSRC_I2C1S 30 /* Vector: 25, " " */
#define PIC32MX_IRQSRC_I2C1M 31 /* Vector: 25, " " */
#define PIC32MX_IRQSRC0_LAST 31
#define PIC32MX_IRQSRC1_FIRST 32
#define PIC32MX_IRQSRC_CN 32 /* Vector: 26, Input Change Interrupt */
#define PIC32MX_IRQSRC_AD1 33 /* Vector: 27, ADC1 Convert Done */
#define PIC32MX_IRQSRC_PMP 34 /* Vector: 28, Parallel Master Port */
#define PIC32MX_IRQSRC_CMP1 35 /* Vector: 29, Comparator Interrupt */
#define PIC32MX_IRQSRC_CMP2 36 /* Vector: 30, Comparator Interrupt */
#define PIC32MX_IRQSRC_SPI2E 37 /* Vector: 31, SPI2 */
#define PIC32MX_IRQSRC_SPI2TX 38 /* Vector: 31, " " */
#define PIC32MX_IRQSRC_SPI2RX 39 /* Vector: 31, " " */
#define PIC32MX_IRQSRC_U2E 40 /* Vector: 32, UART2 */
#define PIC32MX_IRQSRC_U2RX 41 /* Vector: 32, " " */
#define PIC32MX_IRQSRC_U2TX 42 /* Vector: 32, " " */
#define PIC32MX_IRQSRC_I2C2B 43 /* Vector: 33, I2C2 */
#define PIC32MX_IRQSRC_I2C2S 44 /* Vector: 33, " " */
#define PIC32MX_IRQSRC_I2C2M 45 /* Vector: 33, " " */
#define PIC32MX_IRQSRC_FSCM 46 /* Vector: 34, Fail-Safe Clock Monitor */
#define PIC32MX_IRQSRC_RTCC 47 /* Vector: 35, Real-Time Clock and Calendar */
#define PIC32MX_IRQSRC_DMA0 48 /* Vector: 36, DMA Channel 0 */
#define PIC32MX_IRQSRC_DMA1 49 /* Vector: 37, DMA Channel 1 */
#define PIC32MX_IRQSRC_DMA2 50 /* Vector: 38, DMA Channel 2 */
#define PIC32MX_IRQSRC_DMA3 51 /* Vector: 39, DMA Channel 3 */
#define PIC32MX_IRQSRC_FCE 56 /* Vector: 44, Flash Control Event */
#define PIC32MX_IRQSRC_USB 57 /* Vector: 45, USB */
#define PIC32MX_IRQSRC1_FIRST 57
/****************************************************************************
* Public Types
......
arch/mips/src/pic32mx/pic32mx-int.h 0 → 100755
+ 526
− 0
View file @ d1444607
This diff is collapsed.
arch/mips/src/pic32mx/pic32mx-memorymap.h
+ 1
− 1
View file @ d1444607
......@@ -151,7 +151,7 @@
/* Interrupt Register Base Address */
#define PIC32MX_INTCON_K1BASE (PIC32MX_SFR_K1BASE + 0x00081000)
#define PIC32MX_INT_K1BASE (PIC32MX_SFR_K1BASE + 0x00081000)
/* Bus Matrix Register Base Address */
......
arch/mips/src/pic32mx/pic32mx-reset.h 0 → 100755
+ 117
− 0
View file @ d1444607
/****************************************************************************
* arch/mips/src/pic32mx/pic32mx-reset.h
*
* Copyright (C) 2011 Gregory Nutt. All rights reserved.
* Author: Gregory Nutt <spudmonkey@racsa.co.cr>
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
*
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in
* the documentation and/or other materials provided with the
* distribution.
* 3. Neither the name NuttX nor the names of its contributors may be
* used to endorse or promote products derived from this software
* without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*
****************************************************************************/
#ifndef __ARCH_MIPS_SRC_PIC32MX_PIC32MX_RESET_H
#define __ARCH_MIPS_SRC_PIC32MX_PIC32MX_RESET_H
/****************************************************************************
* Included Files
****************************************************************************/
#include <nuttx/config.h>
#include "pic32mx-memorymap.h"
/****************************************************************************
* Pre-Processor Definitions
****************************************************************************/
/* Register Offsets *********************************************************/
#define PIC32MX_RESET_RCON_OFFSET 0x0000 /* Reset control register */
#define PIC32MX_RESET_RCONCLR_OFFSET 0x0004 /* RCON clear register */
#define PIC32MX_RESET_RCONSET_OFFSET 0x0008 /* RCON set register */
#define PIC32MX_RESET_RCONINV_OFFSET 0x000c /* RCON invert register */
#define PIC32MX_RESET_RSWRST_OFFSET 0x0010 /* Software reset register */
#define PIC32MX_RESET_RSWRSTCLR_OFFSET 0x0014 /* RSWRST clear register */
#define PIC32MX_RESET_RSWRSTSET_OFFSET 0x0018 /* RSWRST set register */
#define PIC32MX_RESET_RSWRSTINV_OFFSET 0x001c /* RSWRST nvert register */
/* Register Addresses *******************************************************/
#define PIC32MX_RESET_RCON (PIC32MX_RCON_K1BASE+PIC32MX_RCON_OFFSET)
#define PIC32MX_RESET_RCONCLR (PIC32MX_RCON_K1BASE+PIC32MX_RCONCLR_OFFSET)
#define PIC32MX_RESET_RCONSET (PIC32MX_RCON_K1BASE+PIC32MX_RCONSET_OFFSET)
#define PIC32MX_RESET_RCONINV (PIC32MX_RCON_K1BASE+PIC32MX_RCONINV_OFFSET)
#define PIC32MX_RESET_RSWRST (PIC32MX_RCON_K1BASE+PIC32MX_RSWRST_OFFSET)
#define PIC32MX_RESET_RSWRSTCLR (PIC32MX_RCON_K1BASE+PIC32MX_RSWRSTCLR_OFFSET)
#define PIC32MX_RESET_RSWRSTSET (PIC32MX_RCON_K1BASE+PIC32MX_RSWRSTSET_OFFSET)
#define PIC32MX_RESET_RSWRSTINV (PIC32MX_RCON_K1BASE+PIC32MX_RSWRSTINV_OFFSET)
/* Register Bit-Field Definitions *******************************************/
/* Reset control register */
#define RESET_RCON_POR (1 << 0) /* Bit 0: Power on reset */
#define RESET_RCON_BOR (1 << 1) /* Bit 1: Brown out reset */
#define RESET_RCON_IDLE (1 << 2) /* Bit 2: Wake from idle */
#define RESET_RCON_SLEEP (1 << 3) /* Bit 3: Wake from sleep */
#define RESET_RCON_WDTO (1 << 4) /* Bit 4: Watchdog timer time-out */
#define RESET_RCON_SWR (1 << 6) /* Bit 6: Software reset */
#define RESET_RCON_EXTR (1 << 7) /* Bit 7: External reset pin */
#define RESET_RCON_VREGS (1 << 8) /* Bit 8: Voltage regulator standby enable */
#define RESET_RCON_CMR (1 << 9) /* Bit 9: Configuration mismatch reset */
/* Software reset register */
#define RESET_RSWRST_TRIGGER (1 << 0) /* Bit 0: Software reset trigger */
/****************************************************************************
* Public Types
****************************************************************************/
#ifndef __ASSEMBLY__
/****************************************************************************
* Inline Functions
****************************************************************************/
/****************************************************************************
* Public Function Prototypes
****************************************************************************/
#ifdef __cplusplus
#define EXTERN extern "C"
extern "C" {
#else
#define EXTERN extern
#endif
#undef EXTERN
#ifdef __cplusplus
}
#endif
#endif /* __ASSEMBLY__ */
#endif /* __ARCH_MIPS_SRC_PIC32MX_PIC32MX_RESET_H */
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment