Skip to content
Commit dc79e35d authored by Gregory Nutt's avatar Gregory Nutt
Browse files

For Cortex-A9, should also set ACTLR.FW in SMP mode to enble TLB and cache... 

For Cortex-A9, should also set ACTLR.FW in SMP mode to enble TLB and cache broadcasts.  Does not fix SMP cache problem.
parent b9be0279
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment

Documentation Code Eelctrolab