WM8904: Correct calculation of bitrate (I am not sure why this is correct). LR...
WM8904: Correct calculation of bitrate (I am not sure why this is correct). LR clock divisor is now a constant 32-bits per frame. Conditioned out interrupt logic; it is not being used. Also added some FLL lock interrupt/poll logic (which was subsequently disabled).
parent
e30d3136
Please register or sign in to comment