Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
NuttX RTOS
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Deploy
Releases
Container Registry
Model registry
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
f4grx
NuttX RTOS
Commits
f76cac27
Commit
f76cac27
authored
10 years ago
by
Gregory Nutt
Browse files
Options
Downloads
Patches
Plain Diff
Fix typos in the STM32 DAC header file. From Petteri Aimonen
parent
05e82d4f
No related branches found
Branches containing commit
No related tags found
Tags containing commit
No related merge requests found
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
arch/arm/src/stm32/chip/stm32_dac.h
+2
-2
2 additions, 2 deletions
arch/arm/src/stm32/chip/stm32_dac.h
with
2 additions
and
2 deletions
arch/arm/src/stm32/chip/stm32_dac.h
+
2
−
2
View file @
f76cac27
...
...
@@ -55,7 +55,7 @@
#define STM32_DAC_DHR12L1_OFFSET 0x000c
/* DAC channel1 12-bit left aligned data holding register */
#define STM32_DAC_DHR8R1_OFFSET 0x0010
/* DAC channel1 8-bit right aligned data holding register */
#define STM32_DAC_DHR12R2_OFFSET 0x0014
/* DAC channel2 12-bit right aligned data holding register */
#define STM32_DAC_DHR12L_OFFSET
0x0018
/* DAC channel2 12-bit left aligned data holding register */
#define STM32_DAC_DHR12L
2
_OFFSET 0x0018
/* DAC channel2 12-bit left aligned data holding register */
#define STM32_DAC_DHR8R2_OFFSET 0x001c
/* DAC channel2 8-bit right-aligned data holding register */
#define STM32_DAC_DHR12RD_OFFSET 0x0020
/* Dual DAC 12-bit right-aligned data holding register */
#define STM32_DAC_DHR12LD_OFFSET 0x0024
/* DUAL DAC 12-bit left aligned data holding register */
...
...
@@ -72,7 +72,7 @@
#define STM32_DAC_DHR12L1 (STM32_DAC_BASE+STM32_DAC_DHR12L1_OFFSET)
#define STM32_DAC_DHR8R1 (STM32_DAC_BASE+STM32_DAC_DHR8R1_OFFSET)
#define STM32_DAC_DHR12R2 (STM32_DAC_BASE+STM32_DAC_DHR12R2_OFFSET)
#define STM32_DAC_DHR12L
(STM32_DAC_BASE+STM32_DAC_DHR12L_OFFSET)
#define STM32_DAC_DHR12L
2
(STM32_DAC_BASE+STM32_DAC_DHR12L
2
_OFFSET)
#define STM32_DAC_DHR8R2 (STM32_DAC_BASE+STM32_DAC_DHR8R2_OFFSET)
#define STM32_DAC_DHR12RD (STM32_DAC_BASE+STM32_DAC_DHR12RD_OFFSET)
#define STM32_DAC_DHR12LD (STM32_DAC_BASE+STM32_DAC_DHR12LD_OFFSET)
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment