- Jun 02, 2016
-
-
Gregory Nutt authored
-
Gregory Nutt authored
-
- Jun 01, 2016
-
-
Gregory Nutt authored
-
Frank Benkert authored
-
Gregory Nutt authored
Fix the Value Line adc IRQ number selection
-
Gregory Nutt authored
STM32F4 RTC: Remove 24 hour limit; Fix calculation of the alarm register (was not including day of the month). Fix a bad shift value
-
David Sidrane authored
-
- May 31, 2016
-
-
Gregory Nutt authored
-
Gregory Nutt authored
-
Gregory Nutt authored
-
Gregory Nutt authored
The rtc examples "alarm 10" now runs to completion
-
neilh10 authored
-
Gregory Nutt authored
-
Gregory Nutt authored
-
Gregory Nutt authored
-
neil H authored
-
Gregory Nutt authored
-
Gregory Nutt authored
-
- May 30, 2016
-
-
Gregory Nutt authored
-
Pierre-noel Bouteville authored
-
Gregory Nutt authored
-
Gregory Nutt authored
-
Gregory Nutt authored
-
Gregory Nutt authored
-
Gregory Nutt authored
-
Gregory Nutt authored
-
- May 29, 2016
-
-
Gregory Nutt authored
correct bugs and add enhancements to pcf8574 lcd backpack driver
-
ziggurat29 authored
fleshed out rest of fileops interface; read now takes into consideration current file position (so the display can be read in multiple operations, and indiate EOF correctly), seek (really just to facilitate rewind), and unlink (to facilitate dropping from system at runtime).
-
Manuel Stühn authored
-
Gregory Nutt authored
-
ziggurat29 authored
correct logic hazard in latch and load nybble; was transitioning control lines at the same time as enable, causing spurious behaviour on less-tolerant displays improve timing parameters in init sequences for better display compatibility correct (row,col) -> address calculation; affects 4-line displays update comments in header and readme
-
Gregory Nutt authored
Stefan Kolb's change to the SAMV7 Oneshot Timer (commit d44ecbcf) should also be applied to the SAM3/4 oneshot time since the drivers are identical. Here are the commit commits from Stefan's original change: "This is a fix to a problem in the handling of the oneshot timer. Due to a wrong assumption concerning the behavior directly after the start of the timer/counter the function sam_oneshot_cancel(…) calculates the wrong remaining time. The code assumes that the counter register is zero directly after the start of the timer, but this is not true. To start the time/counter a software trigger is invoked, this trigger starts the timer/count and sets the counter register to zero, but the reset of the counter register is not performed instantly. According to the datasheet: “The counter can be reset by a trigger. In this case, the counter value passes to zero on the next valid edge of the selected clock.” Thus the counter is set to zero between 0 and USEC_PER_TICK microseconds after the clock was started. "In my fix I use the freerun count value to determine if at least one tick passed since the start of the timer and thus if the value of the oneshot counter is correct. I also tried to use the function up_timer_gettime(…) to achieve this but, at least if compiled with no optimization the problem vanishes without using the value of the function, the function call takes too long. "Another problem treated in the fix is that if the oneshot timer/counter is canceled, we only know the remaining time with a precision of USEC_PER_TICK microseconds. This means the calculated remaining time is between 0 and USEC_PER_TICK microseconds too long. To fix this I subtract one tick if the calculated remaining time is greater than one tick and otherwise set the remaining time to zero. By doing so the measured times are much more precise as without it."
-
Gregory Nutt authored
-
- May 28, 2016
-
-
Gregory Nutt authored
-
Gregory Nutt authored
-
Gregory Nutt authored
-
Gregory Nutt authored
-
- May 27, 2016
-
-
Gregory Nutt authored
-
Gregory Nutt authored
Add support for SPI 4 and 5 on stm32f411 chips
-
Konstantin Berezenko authored
-