- Sep 12, 2013
-
-
Gregory Nutt authored
-
Gregory Nutt authored
-
- Sep 11, 2013
-
-
Gregory Nutt authored
-
Gregory Nutt authored
-
- Sep 10, 2013
-
-
Gregory Nutt authored
-
Gregory Nutt authored
-
- Sep 09, 2013
-
-
Gregory Nutt authored
-
- Sep 07, 2013
-
-
Gregory Nutt authored
SAMA5: Add support EHCI/OHCI to sama5d3x-ek/demo (does not work yet); Fix some EHCI/OHCI compilation issues when DEBUG is disabled
-
Gregory Nutt authored
Fix warnings in USB MSC when compiled for a high speed device; also fix USB MSC default VID/PID configuration
-
- Sep 06, 2013
-
-
Gregory Nutt authored
Extend USB trace logic. When we are configured to decode and stringify trace data, de-stringification support is not included for class driver trace output
-
Gregory Nutt authored
-
Gregory Nutt authored
-
Gregory Nutt authored
CDC/ACM and PL2303 device drivers: Don't use the max packet size assigned to an endpoint in order to determine the request buffer size. The endpoint has not yet been configured that max packet size may be wrong.
-
- Sep 05, 2013
-
-
Gregory Nutt authored
-
Gregory Nutt authored
-
- Sep 04, 2013
-
-
Gregory Nutt authored
-
- Sep 03, 2013
-
-
Gregory Nutt authored
Initial cut of a driver for the TI CC3000 network module with support on the Freescale KL25Z board from Alan Carvalho de Assis
-
Gregory Nutt authored
-
- Sep 02, 2013
-
-
Gregory Nutt authored
-
- Sep 01, 2013
-
-
Gregory Nutt authored
-
Gregory Nutt authored
-
- Aug 31, 2013
-
-
Gregory Nutt authored
-
Gregory Nutt authored
-
Gregory Nutt authored
-
- Aug 28, 2013
-
-
Gregory Nutt authored
-
- Aug 27, 2013
-
-
Gregory Nutt authored
-
- Aug 26, 2013
-
-
Gregory Nutt authored
-
- Aug 25, 2013
-
-
Gregory Nutt authored
-
Gregory Nutt authored
Add ENCX24J600 Ethernet driver and support for the ENCX24J600 with the Olimex STM32 P107 board. From Max Holtberg
-
- Aug 24, 2013
-
-
Gregory Nutt authored
-
Gregory Nutt authored
SAMA5: EHCI now handles low- and full-speed connections by giving them to OHCI; OHCI now uses the work queue to defer interrupt processing; If both OHCI and EHCI are enabled, EHCI is the master of the UHPHS interrupt
-
- Aug 23, 2013
-
-
Gregory Nutt authored
-
- Aug 21, 2013
-
-
Gregory Nutt authored
-
- Aug 20, 2013
-
-
Gregory Nutt authored
-
- Aug 18, 2013
-
-
Gregory Nutt authored
-
Gregory Nutt authored
-
- Aug 16, 2013
-
-
Gregory Nutt authored
SAMA5 OHCI: Re-organize some endpoint list data structures.. Strange things happen when semaphores lie in DMA memory which is occasionally invalidated
-
- Aug 15, 2013
-
-
Gregory Nutt authored
-
- Aug 14, 2013
-
-
Gregory Nutt authored
-
Gregory Nutt authored
SAMA5: Alternatie clock configuration that yields a perfect 48MHz full speed USB clock and a CPU clock of 384MHz
-