- Aug 16, 2013
-
-
Gregory Nutt authored
SAMA5 OHCI: Re-organize some endpoint list data structures.. Strange things happen when semaphores lie in DMA memory which is occasionally invalidated
-
Gregory Nutt authored
-
- Aug 15, 2013
-
-
Gregory Nutt authored
-
Gregory Nutt authored
-
- Aug 14, 2013
-
-
Gregory Nutt authored
-
Gregory Nutt authored
SAMA5: Alternatie clock configuration that yields a perfect 48MHz full speed USB clock and a CPU clock of 384MHz
-
Gregory Nutt authored
-
- Aug 13, 2013
-
-
Gregory Nutt authored
Clean up some LP17xx and STM32 USB host configuration compilation errors due to the massive changes to the USB host interfaces needed to support the SAMA5
-
Gregory Nutt authored
SAMA5: Major restructuring of the the OHCI driver drivers to better handle the multiple root hub ports and concureent transfers on each port.
-
Gregory Nutt authored
Separate wait() and enumerate() methods from struct usbhost_driver_s and move to new interface, struct usbhost_connection_s. This is part of the necessary restructuring of the USB host interface to support multiple root hub ports.
-
Gregory Nutt authored
-
Gregory Nutt authored
-
Gregory Nutt authored
-
Gregory Nutt authored
-
Gregory Nutt authored
-
- Aug 12, 2013
-
-
Gregory Nutt authored
-
Gregory Nutt authored
-
Gregory Nutt authored
-
- Aug 11, 2013
-
-
Gregory Nutt authored
Add untested OHCI driver for the SAMA5; structure naming and header files for USB host initialization prototypes
-
Gregory Nutt authored
-
Gregory Nutt authored
-
Gregory Nutt authored
-
Gregory Nutt authored
-
Gregory Nutt authored
-
- Aug 10, 2013
-
-
Gregory Nutt authored
-
- Aug 09, 2013
-
-
Gregory Nutt authored
Extend the virtual-to-physical address conversion logic to handle NFS SRM, UDPH SRAM, and external SRAM and PSRAM.
-
Gregory Nutt authored
-
Gregory Nutt authored
-
Gregory Nutt authored
-
- Aug 08, 2013
-
-
Gregory Nutt authored
SAMA5: Use RDR/TDR registers for DMA, not FIFO registers; change DMA bit settings to match Atmel example. Still no DMA
-
Gregory Nutt authored
SAMA5 DMA: Need to flush caches; DMA channel depends upon direction of DMA; the maximum transfer size in bytes depends on the number of bytes per transfer
-
- Aug 07, 2013
-
-
Gregory Nutt authored
-
Gregory Nutt authored
-
- Aug 06, 2013
-
-
Gregory Nutt authored
-
Gregory Nutt authored
-
Gregory Nutt authored
-
Gregory Nutt authored
-
Gregory Nutt authored
SAMA5: Add PIO interrupt support. Massive name changes for consistency in PIO vs GPIO naming. SAMA5D3x-EK: Add support for SD card detection PIO interrupts
-
- Aug 05, 2013
-
-
Gregory Nutt authored
-
Gregory Nutt authored
SAMA5: SPI Driver + AT25 FLASH work; SAM3/4: Correct an error, SPI will not be correctly configured if CONFIG_SPI_OWNBUS=n
-