Skip to content
  1. Oct 19, 2017
    • Gregory Nutt's avatar
      Alexey T, Bitbuck Issue 73: · ffca71b9
      Gregory Nutt authored
      Lower part of STM32 CAN driver arch/arm/src/stm32/stm32_can.c uses all three hw tx mailboxes and clears TXFP bit in the CAN_MCR register (it means transmission order is defined by identifier and mailbox number).
      
      This creates situation when order frames are put in upper part of CAN driver (via can_write) and order frames are sent on bus can be different (and I experience this in wild).
      
      Since CAN driver API pretends to be "file like" I expect data to be read from fd the same order it is written. So I consider described behaviour to be a bug.
      
      I propose either to set TXFP bit in the CAN_MCR register (FIFO transmit order) or to use only one mailbox.
      ffca71b9
  2. Oct 18, 2017
  3. Oct 17, 2017
  4. Oct 16, 2017
  5. Oct 15, 2017
  6. Oct 14, 2017