Newer
Older
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
| Host : nats-MS-7A72 running 64-bit Ubuntu 18.04.3 LTS
| Command : report_control_sets -verbose -file LTC2271_SampleGetter_v1_0_control_sets_placed.rpt
| Design : LTC2271_SampleGetter_v1_0
| Device : xc7z010
------------------------------------------------------------------------------------------------------
Control Set Information
Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information
1. Summary
----------
+----------------------------------------------------------+-------+
| Status | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets | 1 |
| Unused register locations in slices containing registers | 0 |
+----------------------------------------------------------+-------+
2. Flip-Flop Distribution
-------------------------
+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No | No | No | 64 | 26 |
| No | No | Yes | 0 | 0 |
| No | Yes | No | 0 | 0 |
| Yes | No | No | 0 | 0 |
| Yes | No | Yes | 0 | 0 |
| Yes | Yes | No | 0 | 0 |
+--------------+-----------------------+------------------------+-----------------+--------------+
3. Detailed Control Set Information
-----------------------------------
+--------------------------+---------------+------------------+------------------+----------------+
| Clock Signal | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------+---------------+------------------+------------------+----------------+
| m00_axis_aclk_IBUF_BUFG | | | 26 | 64 |
+--------------------------+---------------+------------------+------------------+----------------+
+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 16+ | 1 |
+--------+-----------------------+