Skip to content
Snippets Groups Projects
Normal view Permalink
lpc313x_cgu.h 105 KiB
Newer Older
patacongo's avatar
Add lpc313x header files
patacongo committed
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 
/************************************************************************************************
 * arch/arm/src/lpc313x/lpc313x_cgu.h
 *
 *   Copyright (C) 2009 Gregory Nutt. All rights reserved.
 *   Author: Gregory Nutt <spudmonkey@racsa.co.cr>
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in
 *    the documentation and/or other materials provided with the
 *    distribution.
 * 3. Neither the name NuttX nor the names of its contributors may be
 *    used to endorse or promote products derived from this software
 *    without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
 * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
 * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
 * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
 * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
 * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 *
 ************************************************************************************************/

#ifndef __ARCH_ARM_SRC_LPC313X_CGU_H
#define __ARCH_ARM_SRC_LPC313X_CGU_H

/************************************************************************************************
 * Included Files
 ************************************************************************************************/

#include <nuttx/config.h>
#include "lpc313x_memorymap.h"

/************************************************************************************************
 * Pre-processor Definitions
 ************************************************************************************************/

/* CGU register base address offset into the APB0 domain ****************************************/

/* APB0 offsets to Clock Switch Box (CSB) and CGU Configuration (CFG) register groups */

#define LPC313X_APB0_GCU_CSB_OFFSET      (LPC313X_APB0_GCU_OFFSET)
#define LPC313X_APB0_GCU_CFG_OFFSET      (LPC313X_APB0_GCU_OFFSET+0x0c00)

/* Virtual and physical base address of the CGU block and CSB and CFG register groups */

#define LPC313X_CGU_VBASE                (LPC313X_APB0_VSECTION+LPC313X_APB0_CGU_OFFSET)
#define LPC313X_CGU_PBASE                (LPC313X_APB0_PSECTION+LPC313X_APB0_CGU_OFFSET)

#define LPC313X_CGU_CSB_VBASE            (LPC313X_APB0_VSECTION+LPC313X_APB0_GCU_CSB_OFFSET)
#define LPC313X_CGU_CSB_PBASE            (LPC313X_APB0_PSECTION+LPC313X_APB0_GCU_CSB_OFFSET)

#define LPC313X_CGU_CFG_VBASE            (LPC313X_APB0_VSECTION+LPC313X_APB0_GCU_CFG_OFFSET)
#define LPC313X_CGU_CFG_PBASE            (LPC313X_APB0_PSECTION+LPC313X_APB0_GCU_CFG_OFFSET)

/* CGU register offsets *************************************************************************/
/* CGU clock switchbox register offsets (with respect to the CGU CSB register base) *************/
/* Switch configuration registers (SCR) for base clocks */

#define LPC313X_CGU_SCR_OFFSET(n)        (0x000+((n)<<2))
#define LPC313X_CGU_SCR0_OFFSET          0x000 /* SYS base */
#define LPC313X_CGU_SCR1_OFFSET          0x004 /* AHB0_APB0 base */
#define LPC313X_CGU_SCR2_OFFSET          0x008 /* AHB0_APB1 base */
#define LPC313X_CGU_SCR3_OFFSET          0x00c /* AHB0_APB2 base */
#define LPC313X_CGU_SCR4_OFFSET          0x010 /* AHB0_APB3 base */
#define LPC313X_CGU_SCR5_OFFSET          0x014 /* PCM base */
#define LPC313X_CGU_SCR6_OFFSET          0x018 /* UART base */
#define LPC313X_CGU_SCR7_OFFSET          0x01c /* CLK1024FS base */
#define LPC313X_CGU_SCR8_OFFSET          0x020 /* I2SRX_BCK0 base */
#define LPC313X_CGU_SCR9_OFFSET          0x024 /* I2SRX_BCK1 base */
#define LPC313X_CGU_SCR10_OFFSET         0x028 /* SPI_CLK base */
#define LPC313X_CGU_SCR11_OFFSET         0x02c /* SYSCLK_O base */

/* Frequency select (FS) registers 1 for base clocks */

#define LPC313X_CGU_FS1_OFFSET(n)        (0x030+((n)<<2))
#define LPC313X_CGU_FS1_0_OFFSET         0x030 /* SYS base */
#define LPC313X_CGU_FS1_1_OFFSET         0x034 /* AHB0_APB0 base */
#define LPC313X_CGU_FS1_2_OFFSET         0x038 /* AHB0_APB1 base */
#define LPC313X_CGU_FS1_3_OFFSET         0x03c /* AHB0_APB2 base */
#define LPC313X_CGU_FS1_4_OFFSET         0x040 /* AHB0_APB3 base */
#define LPC313X_CGU_FS1_5_OFFSET         0x044 /* PCM base */
#define LPC313X_CGU_FS1_6_OFFSET         0x048 /* UART base */
#define LPC313X_CGU_FS1_7_OFFSET         0x04c /* CLK1024FS base */
#define LPC313X_CGU_FS1_8_OFFSET         0x050 /* I2SRX_BCK0 base */
#define LPC313X_CGU_FS1_9_OFFSET         0x054 /* I2SRX_BCK1 base */
#define LPC313X_CGU_FS1_10_OFFSET        0x058 /* SPI_CLK base */
#define LPC313X_CGU_FS1_11_OFFSET        0x05c /* SYSCLK_O base */

/* Frequency select (FS) registers 2 for base clocks */

#define LPC313X_CGU_FS2_OFFSET(n)        (0x060+((n)<<2))
#define LPC313X_CGU_FS2_0_OFFSET         0x060 /* SYS base */
#define LPC313X_CGU_FS2_1_OFFSET         0x064 /* AHB0_APB0 base */
#define LPC313X_CGU_FS2_2_OFFSET         0x068 /* AHB0_APB1 base */
#define LPC313X_CGU_FS2_3_OFFSET         0x06c /* AHB0_APB2 base */
#define LPC313X_CGU_FS2_4_OFFSET         0x070 /* AHB0_APB3 base */
#define LPC313X_CGU_FS2_5_OFFSET         0x074 /* PCM base */
#define LPC313X_CGU_FS2_6_OFFSET         0x078 /* UART base */
#define LPC313X_CGU_FS2_7_OFFSET         0x07c /* CLK1024FS base */
#define LPC313X_CGU_FS2_8_OFFSET         0x080 /* I2SRX_BCK0 base */
#define LPC313X_CGU_FS2_9_OFFSET         0x084 /* I2SRX_BCK1 base */
#define LPC313X_CGU_FS2_10_OFFSET        0x088 /* SPI_CLK base */
#define LPC313X_CGU_FS2_11_OFFSET        0x08c /* SYSCLK_O base */

/* Switch status registers (SSR) for base clocks */

#define LPC313X_CGU_SSR_OFFSET(n)        (0x090+((n)<<2))
#define LPC313X_CGU_SSR0_OFFSET          0x090 /* SYS base */
#define LPC313X_CGU_SSR1_OFFSET          0x094 /* AHB0_APB0 base */
#define LPC313X_CGU_SSR2_OFFSET          0x098 /* AHB0_APB1 base */
#define LPC313X_CGU_SSR3_OFFSET          0x09c /* AHB0_APB2 base */
#define LPC313X_CGU_SSR4_OFFSET          0x0a0 /* AHB0_APB3 base */
#define LPC313X_CGU_SSR5_OFFSET          0x0a4 /* PCM base */
#define LPC313X_CGU_SSR6_OFFSET          0x0a8 /* UART base */
#define LPC313X_CGU_SSR7_OFFSET          0x0ac /* CLK1024FS base */
#define LPC313X_CGU_SSR8_OFFSET          0x0b0 /* I2SRX_BCK0 base */
#define LPC313X_CGU_SSR9_OFFSET          0x0b4 /* I2SRX_BCK1 base */
#define LPC313X_CGU_SSR10_OFFSET         0x0b8 /* SPI_CLK base */
#define LPC313X_CGU_SSR11_OFFSET         0x0bc /* SYSCLK_O base */

/* Power control registers (PCR), spreading stage */

#define LPC313X_CGU_PCR_OFFSET(n)        (0x0c0+((n)<<2))
#define LPC313X_CGU_PCR0_OFFSET          0x0c0 /* APB0_CLK */
#define LPC313X_CGU_PCR1_OFFSET          0x0c4 /* APB1_CLK */
#define LPC313X_CGU_PCR2_OFFSET          0x0c8 /* APB2_CLK */
#define LPC313X_CGU_PCR3_OFFSET          0x0cc /* APB3_CLK */
#define LPC313X_CGU_PCR4_OFFSET          0x0d0 /* APB4_CLK */
#define LPC313X_CGU_PCR5_OFFSET          0x0d4 /* AHB_TO_INTC_CLK */
#define LPC313X_CGU_PCR6_OFFSET          0x0d8 /* AHB0_CLK */
#define LPC313X_CGU_PCR7_OFFSET          0x0dc /* EBI_CLK */
#define LPC313X_CGU_PCR8_OFFSET          0x0e0 /* DMA_PCLK */
#define LPC313X_CGU_PCR9_OFFSET          0x0e4 /* DMA_CLK_GATED */
#define LPC313X_CGU_PCR10_OFFSET         0x0e8 /* NANDFLASH_S0_CLK */
#define LPC313X_CGU_PCR11_OFFSET         0x0ec /* NANDFLASH_ECC_CLK */
#define LPC313X_CGU_PCR12_OFFSET         0x0f0 /* Reserved */
#define LPC313X_CGU_PCR13_OFFSET         0x0f4 /* NANDFLASH_NAND_CLK */
#define LPC313X_CGU_PCR14_OFFSET         0x0f8 /* NANDFLASH_PCLK */
#define LPC313X_CGU_PCR15_OFFSET         0x0fc /* CLOCK_OUT */
#define LPC313X_CGU_PCR16_OFFSET         0x100 /* ARM926_CORE_CLK */
#define LPC313X_CGU_PCR17_OFFSET         0x104 /* ARM926_BUSIF_CLK */
#define LPC313X_CGU_PCR18_OFFSET         0x108 /* ARM926_RETIME_CLK */
#define LPC313X_CGU_PCR19_OFFSET         0x10c /* SD_MMC_HCLK */
#define LPC313X_CGU_PCR20_OFFSET         0x110 /* SD_MMC_CCLK_IN */
#define LPC313X_CGU_PCR21_OFFSET         0x114 /* USB_OTG_AHB_CLK */
#define LPC313X_CGU_PCR22_OFFSET         0x118 /* ISRAM0_CLK */
#define LPC313X_CGU_PCR23_OFFSET         0x11c /* RED_CTL_RSCLK */
#define LPC313X_CGU_PCR24_OFFSET         0x120 /* ISRAM1_CLK (LPC313x only) */
#define LPC313X_CGU_PCR25_OFFSET         0x124 /* ISROM_CLK */
#define LPC313X_CGU_PCR26_OFFSET         0x128 /* MPMC_CFG_CLK */
#define LPC313X_CGU_PCR27_OFFSET         0x12c /* MPMC_CFG_CLK2 */
#define LPC313X_CGU_PCR28_OFFSET         0x130 /* MPMC_CFG_CLK3 */
#define LPC313X_CGU_PCR29_OFFSET         0x134 /* INTC_CLK */
#define LPC313X_CGU_PCR30_OFFSET         0x138 /* AHB_TO_APB0_PCLK */
#define LPC313X_CGU_PCR31_OFFSET         0x13c /* EVENT_ROUTER_PCLK */
#define LPC313X_CGU_PCR32_OFFSET         0x140 /* ADC_PCLK */
#define LPC313X_CGU_PCR33_OFFSET         0x144 /* ADC_CLK */
#define LPC313X_CGU_PCR34_OFFSET         0x148 /* WDOG_PCLK */
#define LPC313X_CGU_PCR35_OFFSET         0x14c /* IOCONF_PCLK */
#define LPC313X_CGU_PCR36_OFFSET         0x150 /* CGU_PCLK */
#define LPC313X_CGU_PCR37_OFFSET         0x154 /* SYSCREG_PCLK */
#define LPC313X_CGU_PCR38_OFFSET         0x158 /* Reserved */
#define LPC313X_CGU_PCR39_OFFSET         0x15c /* RNG_PCLK */
#define LPC313X_CGU_PCR40_OFFSET         0x160 /* AHB_TO_APB1_PCLK */
#define LPC313X_CGU_PCR41_OFFSET         0x164 /* TIMER0_PCLK */
#define LPC313X_CGU_PCR42_OFFSET         0x168 /* TIMER1_PCLK */
#define LPC313X_CGU_PCR43_OFFSET         0x16c /* TIMER2_PCLK */
#define LPC313X_CGU_PCR44_OFFSET         0x170 /* TIMER3_PCLK */
#define LPC313X_CGU_PCR45_OFFSET         0x174 /* PWM_PCLK */
#define LPC313X_CGU_PCR46_OFFSET         0x178 /* PWM_PCLK_REGS */
#define LPC313X_CGU_PCR47_OFFSET         0x17c /* PWM_CLK */
#define LPC313X_CGU_PCR48_OFFSET         0x180 /* I2C0_PCLK */
#define LPC313X_CGU_PCR49_OFFSET         0x184 /* I2C1_PCLK */
#define LPC313X_CGU_PCR50_OFFSET         0x188 /* AHB_TO_APB2_PCLK */
#define LPC313X_CGU_PCR51_OFFSET         0x18c /* PCM_PCLK */
#define LPC313X_CGU_PCR52_OFFSET         0x190 /* PCM_APB_PCLK */
#define LPC313X_CGU_PCR53_OFFSET         0x194 /* UART_APB_CLK */
#define LPC313X_CGU_PCR54_OFFSET         0x198 /* LCD_PCLK */
#define LPC313X_CGU_PCR55_OFFSET         0x19c /* LCD_CLK */
#define LPC313X_CGU_PCR56_OFFSET         0x1a0 /* SPI_PCLK */
#define LPC313X_CGU_PCR57_OFFSET         0x1a4 /* SPI_PCLK_GATED */
#define LPC313X_CGU_PCR58_OFFSET         0x1a8 /* AHB_TO_APB3_PCLK */
#define LPC313X_CGU_PCR59_OFFSET         0x1ac /* I2S_CFG_PCLK */
#define LPC313X_CGU_PCR60_OFFSET         0x1b0 /* EDGE_DET_PCLK */
#define LPC313X_CGU_PCR61_OFFSET         0x1b4 /* I2STX_FIFO_0_PCLK */
#define LPC313X_CGU_PCR62_OFFSET         0x1b8 /* I2STX_IF_0_PCLK */
#define LPC313X_CGU_PCR63_OFFSET         0x1bc /* I2STX_FIFO_1_PCLK */
#define LPC313X_CGU_PCR64_OFFSET         0x1c0 /* I2STX_IF_1_PCLK */
#define LPC313X_CGU_PCR65_OFFSET         0x1c4 /* I2SRX_FIFO_0_PCLK */
#define LPC313X_CGU_PCR66_OFFSET         0x1c8 /* I2SRX_IF_0_PCLK */
#define LPC313X_CGU_PCR67_OFFSET         0x1cc /* I2SRX_FIFO_1_PCLK */
#define LPC313X_CGU_PCR68_OFFSET         0x1d0 /* I2SRX_IF_1_PCLK */
#define LPC313X_CGU_PCR69_OFFSET         0x1d4 /* Reserved */
#define LPC313X_CGU_PCR70_OFFSET         0x1d8 /* Reserved */
#define LPC313X_CGU_PCR71_OFFSET         0x1dc /* PCM_CLK_IP */
#define LPC313X_CGU_PCR72_OFFSET         0x1e0 /* UART_U_CLK */
#define LPC313X_CGU_PCR73_OFFSET         0x1e4 /* I2S_EDGE_DETECT_CLK */
#define LPC313X_CGU_PCR74_OFFSET         0x1e8 /* I2STX_BCK0_N */
#define LPC313X_CGU_PCR75_OFFSET         0x1ec /* I2STX_WS0 */
#define LPC313X_CGU_PCR76_OFFSET         0x1f0 /* I2STX_CLK0 */
#define LPC313X_CGU_PCR77_OFFSET         0x1f4 /* I2STX_BCK1_N */
#define LPC313X_CGU_PCR78_OFFSET         0x1f8 /* I2STX_WS1 */
#define LPC313X_CGU_PCR79_OFFSET         0x1fc /* CLK_256FS */
#define LPC313X_CGU_PCR80_OFFSET         0x200 /* I2SRX_BCK0_N */
#define LPC313X_CGU_PCR81_OFFSET         0x204 /* I2SRX_WS0 */
#define LPC313X_CGU_PCR82_OFFSET         0x208 /* I2SRX_BCK1_N */
#define LPC313X_CGU_PCR83_OFFSET         0x20c /* I2SRX_WS1 */
#define LPC313X_CGU_PCR84_OFFSET         0x210 /* Reserved */
#define LPC313X_CGU_PCR85_OFFSET         0x214 /* Reserved */
#define LPC313X_CGU_PCR86_OFFSET         0x218 /* Reserved */
#define LPC313X_CGU_PCR87_OFFSET         0x21c /* I2SRX_BCK0 */
#define LPC313X_CGU_PCR88_OFFSET         0x220 /* I2SRX_BCK1 */
#define LPC313X_CGU_PCR89_OFFSET         0x224 /* SPI_CLK */
#define LPC313X_CGU_PCR90_OFFSET         0x228 /* SPI_CLK_GATED */
#define LPC313X_CGU_PCR91_OFFSET         0x22c /* SYSCLK_O */

/* Power status registers (PSR), spreading stage */

#define LPC313X_CGU_PSR_OFFSET(n)        (0x230+((n)<<2))
#define LPC313X_CGU_PSR0_OFFSET          0x230 /* PB0_CLK */
#define LPC313X_CGU_PSR1_OFFSET          0x234 /* PB1_CLK */
#define LPC313X_CGU_PSR2_OFFSET          0x238 /* PB2_CLK */
#define LPC313X_CGU_PSR3_OFFSET          0x23c /* PB3_CLK */
#define LPC313X_CGU_PSR4_OFFSET          0x240 /* PB4_CLK */
#define LPC313X_CGU_PSR5_OFFSET          0x244 /* HB_TO_INTC_CLK */
#define LPC313X_CGU_PSR6_OFFSET          0x248 /* HB0_CLK */
#define LPC313X_CGU_PSR7_OFFSET          0x24c /* EBI_CLK */
#define LPC313X_CGU_PSR8_OFFSET          0x250 /* DMA_PCLK */
#define LPC313X_CGU_PSR9_OFFSET          0x254 /* DMA_CLK_GATED */
#define LPC313X_CGU_PSR10_OFFSET         0x258 /* NANDFLASH_S0_CLK */
#define LPC313X_CGU_PSR11_OFFSET         0x25c /* NANDFLASH_ECC_CLK */
#define LPC313X_CGU_PSR12_OFFSET         0x260 /* Reserved */
#define LPC313X_CGU_PSR13_OFFSET         0x264 /* NANDFLASH_NAND_CLK */
#define LPC313X_CGU_PSR14_OFFSET         0x268 /* NANDFLASH_PCLK */
#define LPC313X_CGU_PSR15_OFFSET         0x26c /* CLOCK_OUT */
#define LPC313X_CGU_PSR16_OFFSET         0x270 /* RM926_CORE_CLK */
#define LPC313X_CGU_PSR17_OFFSET         0x274 /* RM926_BUSIF_CLK */
#define LPC313X_CGU_PSR18_OFFSET         0x278 /* RM926_RETIME_CLK */
#define LPC313X_CGU_PSR19_OFFSET         0x27c /* SD_MMC_HCLK */
#define LPC313X_CGU_PSR20_OFFSET         0x280 /* SD_MMC_CCLK_IN */
#define LPC313X_CGU_PSR21_OFFSET         0x284 /* USB_OTG_AHB_CLK */
#define LPC313X_CGU_PSR22_OFFSET         0x288 /* ISRAM0_CLK */
#define LPC313X_CGU_PSR23_OFFSET         0x28c /* RED_CTL_RSCLK */
#define LPC313X_CGU_PSR24_OFFSET         0x290 /* ISRAM1_CLK */
#define LPC313X_CGU_PSR25_OFFSET         0x294 /* ISROM_CLK */
#define LPC313X_CGU_PSR26_OFFSET         0x298 /* MPMC_CFG_CLK */
#define LPC313X_CGU_PSR27_OFFSET         0x29c /* MPMC_CFG_CLK2 */
#define LPC313X_CGU_PSR28_OFFSET         0x2a0 /* MPMC_CFG_CLK3 */
#define LPC313X_CGU_PSR29_OFFSET         0x2a4 /* INTC_CLK */
#define LPC313X_CGU_PSR30_OFFSET         0x2a8 /* HB_TO_APB0_PCLK */
#define LPC313X_CGU_PSR31_OFFSET         0x2ac /* EVENT_ROUTER_PCLK */
#define LPC313X_CGU_PSR32_OFFSET         0x2b0 /* DC_PCLK */
#define LPC313X_CGU_PSR33_OFFSET         0x2b4 /* DC_CLK */
#define LPC313X_CGU_PSR34_OFFSET         0x2b8 /* WDOG_PCLK */
#define LPC313X_CGU_PSR35_OFFSET         0x2bc /* IOCONF_PCLK */
#define LPC313X_CGU_PSR36_OFFSET         0x2c0 /* CGU_PCLK */
#define LPC313X_CGU_PSR37_OFFSET         0x2c4 /* SYSCREG_PCLK */
#define LPC313X_CGU_PSR38_OFFSET         0x2c8 /* Reserved */
#define LPC313X_CGU_PSR39_OFFSET         0x2cc /* RNG_PCLK */
#define LPC313X_CGU_PSR40_OFFSET         0x2d0 /* HB_TO_APB1_PCLK */
#define LPC313X_CGU_PSR41_OFFSET         0x2d4 /* TIMER0_PCLK */
#define LPC313X_CGU_PSR42_OFFSET         0x2d8 /* TIMER1_PCLK */
#define LPC313X_CGU_PSR43_OFFSET         0x2dc /* TIMER2_PCLK */
#define LPC313X_CGU_PSR44_OFFSET         0x2e0 /* TIMER3_PCLK */
#define LPC313X_CGU_PSR45_OFFSET         0x2e4 /* PWM_PCLK */
#define LPC313X_CGU_PSR46_OFFSET         0x2e8 /* PWM_PCLK_REGS */
#define LPC313X_CGU_PSR47_OFFSET         0x2ec /* PWM_CLK */
#define LPC313X_CGU_PSR48_OFFSET         0x2f0 /* I2C0_PCLK */
#define LPC313X_CGU_PSR49_OFFSET         0x2f4 /* I2C1_PCLK */
#define LPC313X_CGU_PSR50_OFFSET         0x2f8 /* HB_TO_APB2_PCLK */
#define LPC313X_CGU_PSR51_OFFSET         0x2fc /* PCM_PCLK */
#define LPC313X_CGU_PSR52_OFFSET         0x300 /* PCM_APB_PCLK */
#define LPC313X_CGU_PSR53_OFFSET         0x304 /* UART_APB_CLK */
#define LPC313X_CGU_PSR54_OFFSET         0x308 /* LCD_PCLK */
#define LPC313X_CGU_PSR55_OFFSET         0x30c /* LCD_CLK */
#define LPC313X_CGU_PSR56_OFFSET         0x310 /* SPI_PCLK */
#define LPC313X_CGU_PSR57_OFFSET         0x314 /* SPI_PCLK_GATED */
#define LPC313X_CGU_PSR58_OFFSET         0x318 /* HB_TO_APB3_PCLK */
#define LPC313X_CGU_PSR59_OFFSET         0x31c /* I2S_CFG_PCLK */
#define LPC313X_CGU_PSR60_OFFSET         0x320 /* EDGE_DET_PCLK */
#define LPC313X_CGU_PSR61_OFFSET         0x324 /* I2STX_FIFO_0_PCLK */
#define LPC313X_CGU_PSR62_OFFSET         0x328 /* I2STX_IF_0_PCLK */
#define LPC313X_CGU_PSR63_OFFSET         0x32c /* I2STX_FIFO_1_PCLK */
#define LPC313X_CGU_PSR64_OFFSET         0x330 /* I2STX_IF_1_PCLK */
#define LPC313X_CGU_PSR65_OFFSET         0x334 /* I2SRX_FIFO_0_PCLK */
#define LPC313X_CGU_PSR66_OFFSET         0x338 /* I2SRX_IF_0_PCLK */
#define LPC313X_CGU_PSR67_OFFSET         0x33c /* I2SRX_FIFO_1_PCLK */
#define LPC313X_CGU_PSR68_OFFSET         0x340 /* I2SRX_IF_1_PCLK */
#define LPC313X_CGU_PSR69_OFFSET         0x344 /* Reserved */
#define LPC313X_CGU_PSR70_OFFSET         0x348 /* Reserved */
#define LPC313X_CGU_PSR71_OFFSET         0x34c /* PCM_CLK_IP */
#define LPC313X_CGU_PSR72_OFFSET         0x350 /* UART_U_CLK */
#define LPC313X_CGU_PSR73_OFFSET         0x354 /* I2S_EDGE_DETECT_CLK */
#define LPC313X_CGU_PSR74_OFFSET         0x358 /* I2STX_BCK0_N */
#define LPC313X_CGU_PSR75_OFFSET         0x35c /* I2STX_WS0 */
#define LPC313X_CGU_PSR76_OFFSET         0x360 /* I2STX_CLK0 */
#define LPC313X_CGU_PSR77_OFFSET         0x364 /* I2STX_BCK1_N */
#define LPC313X_CGU_PSR78_OFFSET         0x368 /* I2STX_WS1 */
#define LPC313X_CGU_PSR79_OFFSET         0x36c /* CLK_256FS */
#define LPC313X_CGU_PSR80_OFFSET         0x370 /* I2SRX_BCK0_N */
#define LPC313X_CGU_PSR81_OFFSET         0x374 /* I2SRX_WS0 */
#define LPC313X_CGU_PSR82_OFFSET         0x378 /* I2SRX_BCK1_N */
#define LPC313X_CGU_PSR83_OFFSET         0x37c /* I2SRX_WS1 */
#define LPC313X_CGU_PSR84_OFFSET         0x380 /* Reserved */
#define LPC313X_CGU_PSR85_OFFSET         0x384 /* Reserved */
#define LPC313X_CGU_PSR86_OFFSET         0x388 /* Reserved */
#define LPC313X_CGU_PSR87_OFFSET         0x38c /* I2SRX_BCK0 */
#define LPC313X_CGU_PSR88_OFFSET         0x390 /* I2SRX_BCK1 */
#define LPC313X_CGU_PSR89_OFFSET         0x394 /* SPI_CLK */
#define LPC313X_CGU_PSR90_OFFSET         0x398 /* SPI_CLK_GATED */
#define LPC313X_CGU_PSR91_OFFSET         0x39c /* SYSCLK_O */

/* Enable select registers (ESR), spreading stage */

#define LPC313X_CGU_ESR_OFFSET(n)        (0x3a0+((n)<<2))
#define LPC313X_CGU_ESR0_OFFSET          0x3a0 /* APB0_CLK */
#define LPC313X_CGU_ESR1_OFFSET          0x3a4 /* APB1_CLK */
#define LPC313X_CGU_ESR2_OFFSET          0x3A8 /* APB2_CLK */
#define LPC313X_CGU_ESR3_OFFSET          0x3ac /* APB3_CLK */
#define LPC313X_CGU_ESR4_OFFSET          0x3b0 /* APB4_CLK */
#define LPC313X_CGU_ESR5_OFFSET          0x3b4 /* AHB_TO_INTC_CLK */
#define LPC313X_CGU_ESR6_OFFSET          0x3b8 /* AHB0_CLK */
#define LPC313X_CGU_ESR7_OFFSET          0x3bc /* EBI_CLK */
#define LPC313X_CGU_ESR8_OFFSET          0x3c0 /* DMA_PCLK */
#define LPC313X_CGU_ESR9_OFFSET          0x3c4 /* DMA_CLK_GATED */
#define LPC313X_CGU_ESR10_OFFSET         0x3c8 /* NANDFLASH_S0_CLK */
#define LPC313X_CGU_ESR11_OFFSET         0x3cc /* NANDFLASH_ECC_CLK */
#define LPC313X_CGU_ESR12_OFFSET         0x3d0 /* Reserved */
#define LPC313X_CGU_ESR13_OFFSET         0x3d4 /* NANDFLASH_NAND_CLK */
#define LPC313X_CGU_ESR14_OFFSET         0x3d8 /* NANDFLASH_PCLK */
#define LPC313X_CGU_ESR15_OFFSET         0x3dc /* CLOCK_OUT */
#define LPC313X_CGU_ESR16_OFFSET         0x3e0 /* ARM926_CORE_CLK */
#define LPC313X_CGU_ESR17_OFFSET         0x3e4 /* ARM926_BUSIF_CLK */
#define LPC313X_CGU_ESR18_OFFSET         0x3e8 /* ARM926_RETIME_CLK */
#define LPC313X_CGU_ESR19_OFFSET         0x3ec /* SD_MMC_HCLK */
#define LPC313X_CGU_ESR20_OFFSET         0x3f0 /* SD_MMC_CCLK_IN */
#define LPC313X_CGU_ESR21_OFFSET         0x3f4 /* USB_OTG_AHB_CLK */
#define LPC313X_CGU_ESR22_OFFSET         0x3f8 /* ISRAM0_CLK */
#define LPC313X_CGU_ESR23_OFFSET         0x3fc /* RED_CTL_RSCLK */
#define LPC313X_CGU_ESR24_OFFSET         0x400 /* ISRAM1_CLK */
#define LPC313X_CGU_ESR25_OFFSET         0x404 /* ISROM_CLK */
#define LPC313X_CGU_ESR26_OFFSET         0x408 /* MPMC_CFG_CLK */
#define LPC313X_CGU_ESR27_OFFSET         0x40c /* MPMC_CFG_CLK2 */
#define LPC313X_CGU_ESR28_OFFSET         0x410 /* MPMC_CFG_CLK3 */
#define LPC313X_CGU_ESR29_OFFSET         0x414 /* INTC_CLK */
#define LPC313X_CGU_ESR30_OFFSET         0x418 /* AHB_TO_APB0_PCLK */
#define LPC313X_CGU_ESR31_OFFSET         0x41c /* EVENT_ROUTER_PCLK */
#define LPC313X_CGU_ESR32_OFFSET         0x420 /* ADC_PCLK */
#define LPC313X_CGU_ESR33_OFFSET         0x424 /* ADC_CLK */
#define LPC313X_CGU_ESR34_OFFSET         0x428 /* WDOG_PCLK */
#define LPC313X_CGU_ESR35_OFFSET         0x42c /* IOCONF_PCLK */
#define LPC313X_CGU_ESR36_OFFSET         0x430 /* CGU_PCLK */
#define LPC313X_CGU_ESR37_OFFSET         0x434 /* SYSCREG_PCLK */
#define LPC313X_CGU_ESR38_OFFSET         0x438 /* Reserved */
#define LPC313X_CGU_ESR39_OFFSET         0x43c /* RNG_PCLK */
#define LPC313X_CGU_ESR40_OFFSET         0x440 /* AHB_TO_APB1_PCLK */
#define LPC313X_CGU_ESR41_OFFSET         0x444 /* TIMER0_PCLK */
#define LPC313X_CGU_ESR42_OFFSET         0x448 /* TIMER1_PCLK */
#define LPC313X_CGU_ESR43_OFFSET         0x44c /* TIMER2_PCLK */
#define LPC313X_CGU_ESR44_OFFSET         0x450 /* TIMER3_PCLK */
#define LPC313X_CGU_ESR45_OFFSET         0x454 /* PWM_PCLK */
#define LPC313X_CGU_ESR46_OFFSET         0x458 /* PWM_PCLK_REGS */
#define LPC313X_CGU_ESR47_OFFSET         0x45c /* PWM_CLK */
#define LPC313X_CGU_ESR48_OFFSET         0x460 /* I2C0_PCLK */
#define LPC313X_CGU_ESR49_OFFSET         0x464 /* I2C1_PCLK */
#define LPC313X_CGU_ESR50_OFFSET         0x468 /* AHB_TO_APB2_PCLK */
#define LPC313X_CGU_ESR51_OFFSET         0x46c /* PCM_PCLK */
#define LPC313X_CGU_ESR52_OFFSET         0x470 /* PCM_APB_PCLK */
#define LPC313X_CGU_ESR53_OFFSET         0x474 /* UART_APB_CLK */
#define LPC313X_CGU_ESR54_OFFSET         0x478 /* LCD_PCLK */
#define LPC313X_CGU_ESR55_OFFSET         0x47c /* LCD_CLK */
#define LPC313X_CGU_ESR56_OFFSET         0x480 /* SPI_PCLK */
#define LPC313X_CGU_ESR57_OFFSET         0x484 /* SPI_PCLK_GATED */
#define LPC313X_CGU_ESR58_OFFSET         0x488 /* AHB_TO_APB3_PCLK */
#define LPC313X_CGU_ESR59_OFFSET         0x48c /* I2S_CFG_PCLK */
#define LPC313X_CGU_ESR60_OFFSET         0x490 /* EDGE_DET_PCLK */
#define LPC313X_CGU_ESR61_OFFSET         0x494 /* I2STX_FIFO_0_PCLK */
#define LPC313X_CGU_ESR62_OFFSET         0x498 /* I2STX_IF_0_PCLK */
#define LPC313X_CGU_ESR63_OFFSET         0x49c /* I2STX_FIFO_1_PCLK */
#define LPC313X_CGU_ESR64_OFFSET         0x4a0 /* I2STX_IF_1_PCLK */
#define LPC313X_CGU_ESR65_OFFSET         0x4a4 /* I2SRX_FIFO_0_PCLK */
#define LPC313X_CGU_ESR66_OFFSET         0x4a8 /* I2SRX_IF_0_PCLK */
#define LPC313X_CGU_ESR67_OFFSET         0x4ac /* I2SRX_FIFO_1_PCLK */
#define LPC313X_CGU_ESR68_OFFSET         0x4b0 /* I2SRX_IF_1_PCLK */
#define LPC313X_CGU_ESR69_OFFSET         0x4b4 /* Reserved */
#define LPC313X_CGU_ESR70_OFFSET         0x4b8 /* Reserved */
#define LPC313X_CGU_ESR71_OFFSET         0x4bc /* PCM_CLK_IP */
#define LPC313X_CGU_ESR72_OFFSET         0x4c0 /* UART_U_CLK */
#define LPC313X_CGU_ESR73_OFFSET         0x4c4 /* I2S_EDGE_DETECT_CLK */
#define LPC313X_CGU_ESR74_OFFSET         0x4c8 /* R_I2STX_BCK0_N */
#define LPC313X_CGU_ESR75_OFFSET         0x4cc /* I2STX_WS0 */
#define LPC313X_CGU_ESR76_OFFSET         0x4d0 /* I2STX_CLK0 */
#define LPC313X_CGU_ESR77_OFFSET         0x4d4 /* I2STX_IF_BCK1_N */
#define LPC313X_CGU_ESR78_OFFSET         0x4d8 /* I2STX_WS1 */
#define LPC313X_CGU_ESR79_OFFSET         0x4dc /* CLK_256FS */
#define LPC313X_CGU_ESR80_OFFSET         0x4e0 /* I2SRX_BCK0_N */
#define LPC313X_CGU_ESR81_OFFSET         0x4e4 /* I2SRX_WS0 */
#define LPC313X_CGU_ESR82_OFFSET         0x4e8 /* I2SRX_BCK1_N */
#define LPC313X_CGU_ESR83_OFFSET         0x4ec /* I2SRX_WS1 */
#define LPC313X_CGU_ESR84_OFFSET         0x4f0 /* Reserved */
#define LPC313X_CGU_ESR85_OFFSET         0x4f4 /* Reserved */
#define LPC313X_CGU_ESR86_OFFSET         0x4f8 /* Reserved */
#define LPC313X_CGU_ESR87_OFFSET         0x4fc /* SPI_CLK */
#define LPC313X_CGU_ESR88_OFFSET         0x500 /* SPI_CLK_GATED */

/* Base control registers (BCR) for SYS base */

#define LPC313X_CGU_BCR0_OFFSET          0x504 /* SYS base */
#define LPC313X_CGU_BCR1_OFFSET          0x508 /* AHB0_APB0 base */
#define LPC313X_CGU_BCR2_OFFSET          0x50c /* AHB0_APB1 base */
#define LPC313X_CGU_BCR3_OFFSET          0x510 /* AHB0_APB2 base */
#define LPC313X_CGU_BCR7_OFFSET          0x514 /* CLK1024FS base */

/* Fractional divider configuration (FDC) registers */

#define LPC313X_CGU_FDC_OFFSET(n)        (0x518+((n)<<2))
#define LPC313X_CGU_FDC0_OFFSET          0x518 /* Fractional Divider 0 (SYS base) */
#define LPC313X_CGU_FDC1_OFFSET          0x51c /* Fractional Divider 1 (SYS base) */
#define LPC313X_CGU_FDC2_OFFSET          0x520 /* Fractional Divider 2 (SYS base) */
#define LPC313X_CGU_FDC3_OFFSET          0x524 /* Fractional Divider 3 (SYS base) */
#define LPC313X_CGU_FDC4_OFFSET          0x528 /* Fractional Divider 4 (SYS base) */
#define LPC313X_CGU_FDC5_OFFSET          0x52c /* Fractional Divider 5 (SYS base) */
#define LPC313X_CGU_FDC6_OFFSET          0x530 /* Fractional Divider 6 (SYS base) */
#define LPC313X_CGU_FDC7_OFFSET          0x534 /* Fractional Divider 7 (AHB0_APB0 base) */
#define LPC313X_CGU_FDC8_OFFSET          0x538 /* Fractional Divider 8 (AHB0_APB0 base) */
#define LPC313X_CGU_FDC9_OFFSET          0x53c /* Fractional Divider 9 (AHB0_APB1 base) */
#define LPC313X_CGU_FDC10_OFFSET         0x540 /* Fractional Divider 10 (AHB0_APB1 base) */
#define LPC313X_CGU_FDC11_OFFSET         0x544 /* Fractional Divider 11 (AHB0_APB2 base) */
#define LPC313X_CGU_FDC12_OFFSET         0x548 /* Fractional Divider 12 (AHB0_APB2 base) */
#define LPC313X_CGU_FDC13_OFFSET         0x54c /* Fractional Divider 13 (AHB0_APB2 base) */
#define LPC313X_CGU_FDC14_OFFSET         0x550 /* Fractional Divider 14 (AHB0_APB3 base) */
#define LPC313X_CGU_FDC15_OFFSET         0x554 /* Fractional Divider 15 (PCM base) */
#define LPC313X_CGU_FDC16_OFFSET         0x558 /* Fractional Divider 16 (UART base) */
#define LPC313X_CGU_FDC17_OFFSET         0x55c /* Fractional Divider 17 (CLK1024FS base) */
#define LPC313X_CGU_FDC18_OFFSET         0x560 /* Fractional Divider 18 (CLK1024FS base) */
#define LPC313X_CGU_FDC19_OFFSET         0x564 /* Fractional Divider 19 (CLK1024FS base) */
#define LPC313X_CGU_FDC20_OFFSET         0x568 /* Fractional Divider 20 (CLK1024FS base) */
#define LPC313X_CGU_FDC21_OFFSET         0x56c /* Fractional Divider 21 (CLK1024FS base) */
#define LPC313X_CGU_FDC22_OFFSET         0x570 /* Fractional Divider 22 (CLK1024FS base) */
#define LPC313X_CGU_FDC23_OFFSET         0x574 /* Fractional Divider 23 (SPI_CLK base) */

/* Dynamic fractional divider configuration (DYNFDC) registers (SYS base only) */

#define LPC313X_CGU_DYNFDC_OFFSET(n)     (0x578+((n)<<2))
#define LPC313X_CGU_DYNFDC0_OFFSET       0x578 /* Fractional Divider 0 (SYS base) */
#define LPC313X_CGU_DYNFDC1_OFFSET       0x57c /* Fractional Divider 1 (SYS base) */
#define LPC313X_CGU_DYNFDC2_OFFSET       0x580 /* Fractional Divider 2 (SYS base) */
#define LPC313X_CGU_DYNFDC3_OFFSET       0x584 /* Fractional Divider 3 (SYS base) */
#define LPC313X_CGU_DYNFDC4_OFFSET       0x588 /* Fractional Divider 4 (SYS base) */
#define LPC313X_CGU_DYNFDC5_OFFSET       0x58c /* Fractional Divider 5 (SYS base) */
#define LPC313X_CGU_DYNFDC6_OFFSET       0x590 /* Fractional Divider 6 (SYS base) */

/* Dynamic fractional divider selection (DYNSEL) registers (SYS base only) */

#define LPC313X_CGU_DYNSEL_OFFSET(n)     (0x594+((n)<<2))
#define LPC313X_CGU_DYNSEL0_OFFSET       0x594 /* Fractional Divider 0 (SYS base) */
#define LPC313X_CGU_DYNSEL1_OFFSET       0x598 /* Fractional Divider 1 (SYS base) */
#define LPC313X_CGU_DYNSEL2_OFFSET       0x59c /* Fractional Divider 2 (SYS base) */
#define LPC313X_CGU_DYNSEL3_OFFSET       0x5a0 /* Fractional Divider 3 (SYS base) */
#define LPC313X_CGU_DYNSEL4_OFFSET       0x5a4 /* Fractional Divider 4 (SYS base) */
#define LPC313X_CGU_DYNSEL5_OFFSET       0x5a8 /* Fractional Divider 5 (SYS base) */
#define LPC313X_CGU_DYNSEL6_OFFSET       0x5ac /* Fractional Divider 6 (SYS base) */

/* CGU configuration register offsets (with respect to the CGU CFG register base) ***************/
/* Power and oscillator control */

#define LPC313X_CGU_POWERMODE_OFFSET     0x000 /* Power mode register */
#define LPC313X_CGU_WDBARK_OFFSET        0x004 /* Watch dog bark register */
#define LPC313X_CGU_FFASTON_OFFSET       0x008 /* Activate fast oscillator register */
#define LPC313X_CGU_FFASTBYP_OFFSET      0x00c /* Bypass comparator register fast oscillator reset */
#define LPC313X_CGU_APB0RST_OFFSET       0x010 /* Reset AHB part of AHB_TO_APB0 bridge */
#define LPC313X_CGU_AHB2APB0RST_OFFSET   0x014 /* Reset APB part of AHB_TO_APB0 bridge */
#define LPC313X_CGU_APB1RST_OFFSET       0x018 /* Reset AHB part of AHB_TO_APB1 bridge */
#define LPC313X_CGU_AHB2PB1RST_OFFSET    0x01c /* Reset APB part of AHB_TO_APB1 bridge */
#define LPC313X_CGU_APB2RST_OFFSET       0x020 /* Reset AHB part of AHB_TO_APB2 bridge */
#define LPC313X_CGU_AHB2APB2RST_OFFSET   0x024 /* Reset APB part of AHB_TO_APB2 bridge */
#define LPC313X_CGU_APB3RST_OFFSET       0x028 /* Reset AHB part of AHB_TO_APB3 bridge */
#define LPC313X_CGU_AHB2APB3RST_OFFSET   0x02c /* Reset APB part of AHB_TO_APB3 bridge */
#define LPC313X_CGU_APB4RST_OFFSET       0x030 /* Reset AHB_TO_APB4 bridge */
#define LPC313X_CGU_AHB2INTCRST_OFFSET   0x034 /* Reset AHB_TO_INTC */
#define LPC313X_CGU_AHB0RST_OFFSET       0x038 /* Reset AHB0 */
#define LPC313X_CGU_EBIRST_OFFSET        0x03c /* Reset EBI */
#define LPC313X_CGU_PCMRST_OFFSET        0x040 /* Reset APB domain of PCM */
#define LPC313X_CGU_PCMRST_OFFSET        0x044 /* Reset synchronous clk_ip domain of PCM */
#define LPC313X_CGU_PCMRSTASYNC_OFFSET   0x048 /* Reset asynchronous clk_ip domain of PCM */
#define LPC313X_CGU_TIMER0RST_OFFSET     0x04c /* Reset Timer0 */
#define LPC313X_CGU_TIMER1RST_OFFSET     0x050 /* Reset Timer1 */
#define LPC313X_CGU_TIMER2RST_OFFSET     0x054 /* Reset Timer2 */
#define LPC313X_CGU_TIMER3RST_OFFSET     0x058 /* Reset Timer3 */
#define LPC313X_CGU_ADCPRST_OFFSET       0x05c /* Reset controller of 10 bit ADC Interface */
#define LPC313X_CGU_ADCRST_OFFSET        0x060 /* Reset A/D converter of ADC Interface */
#define LPC313X_CGU_PWMRST_OFFSET        0x064 /* Reset PWM */
#define LPC313X_CGU_UARTRST_OFFSET       0x068 /* Reset UART/IrDA */
#define LPC313X_CGU_I2C0RST_OFFSET       0x06c /* Reset I2C0 */
#define LPC313X_CGU_I2C1RST_OFFSET       0x070 /* Reset I2C1 */
#define LPC313X_CGU_I2SCFGRST_OFFSET     0x074 /* Reset I2S_Config */
#define LPC313X_CGU_I2SNSOFRST_OFFSET    0x078 /* Reset NSOF counter of I2S_CONFIG */
#define LPC313X_CGU_EDGEDETRST_OFFSET    0x07c /* Reset Edge_det */
#define LPC313X_CGU_I2STXFF0RST_OFFSET   0x080 /* Reset I2STX_FIFO_0 */
#define LPC313X_CGU_I2STXIF0RST_OFFSET   0x084 /* Reset I2STX_IF_0 */
#define LPC313X_CGU_I2STXFF1RST_OFFSET   0x088 /* Reset I2STX_FIFO_1 */
#define LPC313X_CGU_I2STXIF1RST_OFFSET   0x08c /* Reset I2STX_IF_1 */
#define LPC313X_CGU_I2SRXFF0RST_OFFSET   0x090 /* Reset I2SRX_FIFO_0 */
#define LPC313X_CGU_I2SRXIF0RST_OFFSET   0x094 /* Reset I2SRX_IF_0 */
#define LPC313X_CGU_I2SRXFF1RST_OFFSET   0x098 /* Reset I2SRX_FIFO_1 */
#define LPC313X_CGU_I2SRXIF1RST_OFFSET   0x09c /* Reset I2SRX_IF_1 */
                                               /* 0x0a0 to 0x0b0: Reserved */
#define LPC313X_CGU_LCDRST_OFFSET        0x0b4 /* Reset LCD Interface */
#define LPC313X_CGU_SPIRSTAPB_OFFSET     0x0b8 /* Reset apb_clk domain of SPI */
#define LPC313X_CGU_SPIRSTIP_OFFSET      0x0bc /* Reset ip_clk domain of SPI */
#define LPC313X_CGU_DMA_RST_OFFSET       0x0c0 /* Reset DMA */
#define LPC313X_CGU_NANDECCRST_OFFSET    0x0c4 /* Reset Nandflash Controller ECC clock */
                                               /* 0x0c8: Reserved */
#define LPC313X_CGU_NANDCTRLRST_OFFSET   0x0cc /* Reset of Nandflash Controller */
#define LPC313X_CGU_SDMMCRST_OFFSET      0x0d4 /* Reset MCI (on AHB clock) */
#define LPC313X_CGU_SDMMCRSTCKIN_OFFSET  0x0d8 /* Reset MCI synchronous (on IP clock) */
#define LPC313X_CGU_USBOTGAHBRST_OFFSET  0x0dc /* Reset USB_OTG */
#define LPC313X_CGU_REDCTLRST_OFFSET     0x0e0 /* Reset Redundancy Controller */
#define LPC313X_CGU_AHBMPMCHRST_OFFSET   0x0e4 /* Reset MPMC */
#define LPC313X_CGU_AHBMPMCRFRST_OFFSET  0x0e8 /* Reset refresh generator used for MPMC */
#define LPC313X_CGU_INTCRST_OFFSET       0x0ec /* Reset Interrupt Controller */

/* HP0 PLL control (audio PLL) */

#define LPC313X_CGU_HP0FINSEL_OFFSET     0x0f0 /* Register for selecting input to high HPPLL0 */
#define LPC313X_CGU_HP0MDEC_OFFSET       0x0f4 /* M-divider register of HP0 PLL */
#define LPC313X_CGU_HP0NDEC_OFFSET       0x0f8 /* N-divider register of HP0 PLL */
#define LPC313X_CGU_HP0PDEC_OFFSET       0x0fc /* P-divider register of HP0 PLL */
#define LPC313X_CGU_HP0MODE_OFFSET       0x100 /* Mode register of HP0 PLL */
#define LPC313X_CGU_HP0STATUS_OFFSET     0x104 /* Status register of HP0 PLL */
#define LPC313X_CGU_HP0ACK_OFFSET        0x108 /* Ratio change acknowledge register of HP0 PLL */
#define LPC313X_CGU_HP0REQ_OFFSET        0x10c /* Ratio change request register of HP0 PLL */
#define LPC313X_CGU_HP0INSELR_OFFSET     0x110 /* Bandwidth selection register of HP0 PLL */
#define LPC313X_CGU_HP0INSELI_OFFSET     0x114 /* Bandwidth selection register of HP0 PLL */
#define LPC313X_CGU_HP0INSELP_OFFSET     0x118 /* Bandwidth selection register of HP0 PLL */
#define LPC313X_CGU_HP0SELR_OFFSET       0x11c /* Bandwidth selection register of HP0 PLL */
#define LPC313X_CGU_HP0SELI_OFFSET       0x120 /* Bandwidth selection register of HP0 PLL */
#define LPC313X_CGU_HP0SELP_OFFSET       0x124 /* Bandwidth selection register of HP0 PLL */

/* HP1 PLL control (system PLL) */

#define LPC313X_CGU_HP1FINSEL_OFFSET     0x128 /* Register for selecting input to high HP1 PLL */
#define LPC313X_CGU_HP1MDEC_OFFSET       0x12c /* M-divider register of HP1 PLL */
#define LPC313X_CGU_HP1NDEC_OFFSET       0x130 /* N-divider register of HP1 PLL */
#define LPC313X_CGU_HP1PDEC_OFFSET       0x134 /* P-divider register of HP1 PLL */
#define LPC313X_CGU_HP1MODE_OFFSET       0x138 /* Mode register of HP1 PLL */
#define LPC313X_CGU_HP1STATUS_OFFSET     0x13c /* Status register of HP1 PLL */
#define LPC313X_CGU_HP1ACK_OFFSET        0x140 /* Ratio change acknowledge register of HP1 PLL */
#define LPC313X_CGU_HP1REQ_OFFSET        0x144 /* Ratio change request register of HP1 PLL */
#define LPC313X_CGU_HP1INSELR_OFFSET     0x148 /* Bandwidth selection register of HP1 PLL */
#define LPC313X_CGU_HP1INSELI_OFFSET     0x14c /* Bandwidth selection register of HP1 PLL */
#define LPC313X_CGU_HP1INSELP_OFFSET     0x150 /* Bandwidth selection register of HP1 PLL */
#define LPC313X_CGU_HP1SELR_OFFSET       0x154 /* Bandwidth selection register of HP1 PLL */
#define LPC313X_CGU_HP1SELI_OFFSET       0x158 /* Bandwidth selection register of HP1 PLL */
#define LPC313X_CGU_HP1SELP_OFFSET       0x15c /* Bandwidth selection register of HP1 PLL */

/* CGU register (virtual) addresses *************************************************************/
/* CGU clock switchbox (virtual) register addresses *********************************************/
/* Switch configuration registers (SCR) for base clocks */

#define LPC313X_CGU_SCR(n)               (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_SCR_OFFSET(n))
#define LPC313X_CGU_SCR0                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_SCR0_OFFSET)
#define LPC313X_CGU_SCR1                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_SCR1_OFFSET)
#define LPC313X_CGU_SCR2                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_SCR2_OFFSET)
#define LPC313X_CGU_SCR3                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_SCR3_OFFSET)
#define LPC313X_CGU_SCR4                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_SCR4_OFFSET)
#define LPC313X_CGU_SCR5                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_SCR5_OFFSET)
#define LPC313X_CGU_SCR6                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_SCR6_OFFSET)
#define LPC313X_CGU_SCR7                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_SCR7_OFFSET)
#define LPC313X_CGU_SCR8                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_SCR8_OFFSET)
#define LPC313X_CGU_SCR9                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_SCR9_OFFSET)
#define LPC313X_CGU_SCR10                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_SCR10_OFFSET)
#define LPC313X_CGU_SCR11                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_SCR11_OFFSET)

/* Frequency select (FS) registers 1 for base clocks */

#define LPC313X_CGU_FS1(n)               (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FS1_OFFSET(n))
#define LPC313X_CGU_FS1_0                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FS1_0_OFFSET)
#define LPC313X_CGU_FS1_1                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FS1_1_OFFSET)
#define LPC313X_CGU_FS1_2                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FS1_2_OFFSET)
#define LPC313X_CGU_FS1_3                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FS1_3_OFFSET)
#define LPC313X_CGU_FS1_4                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FS1_4_OFFSET)
#define LPC313X_CGU_FS1_5                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FS1_5_OFFSET)
#define LPC313X_CGU_FS1_6                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FS1_6_OFFSET)
#define LPC313X_CGU_FS1_7                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FS1_7_OFFSET)
#define LPC313X_CGU_FS1_8                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FS1_8_OFFSET)
#define LPC313X_CGU_FS1_9                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FS1_9_OFFSET)
#define LPC313X_CGU_FS1_10               (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FS1_10_OFFSET)
#define LPC313X_CGU_FS1_11               (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FS1_11_OFFSET)

/* Frequency select (FS) registers 2 for base clocks */

#define LPC313X_CGU_FS2(n)               (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FS2_OFFSET(n))
#define LPC313X_CGU_FS2_0                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FS2_0_OFFSET)
#define LPC313X_CGU_FS2_1                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FS2_1_OFFSET)
#define LPC313X_CGU_FS2_2                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FS2_2_OFFSET)
#define LPC313X_CGU_FS2_3                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FS2_3_OFFSET)
#define LPC313X_CGU_FS2_4                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FS2_4_OFFSET)
#define LPC313X_CGU_FS2_5                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FS2_5_OFFSET)
#define LPC313X_CGU_FS2_6                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FS2_6_OFFSET)
#define LPC313X_CGU_FS2_7                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FS2_7_OFFSET)
#define LPC313X_CGU_FS2_8                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FS2_8_OFFSET)
#define LPC313X_CGU_FS2_9                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FS2_9_OFFSET)
#define LPC313X_CGU_FS2_10               (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FS2_10_OFFSET)
#define LPC313X_CGU_FS2_11               (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FS2_11_OFFSET)

/* Switch status registers (SSR) for base clocks */

#define LPC313X_CGU_SSR(n)               (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_SSR_OFFSET(n))
#define LPC313X_CGU_SSR0                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_SSR0_OFFSET)
#define LPC313X_CGU_SSR1                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_SSR1_OFFSET)
#define LPC313X_CGU_SSR2                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_SSR2_OFFSET)
#define LPC313X_CGU_SSR3                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_SSR3_OFFSET)
#define LPC313X_CGU_SSR4                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_SSR4_OFFSET)
#define LPC313X_CGU_SSR5                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_SSR5_OFFSET)
#define LPC313X_CGU_SSR6                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_SSR6_OFFSET)
#define LPC313X_CGU_SSR7                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_SSR7_OFFSET)
#define LPC313X_CGU_SSR8                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_SSR8_OFFSET)
#define LPC313X_CGU_SSR9                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_SSR9_OFFSET)
#define LPC313X_CGU_SSR10                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_SSR10_OFFSET)
#define LPC313X_CGU_SSR11                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_SSR11_OFFSET)

/* Power control registers (PCR), spreading stage */

#define LPC313X_CGU_PCR(n)               (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR_OFFSET(n))
#define LPC313X_CGU_PCR0                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR0_OFFSET)
#define LPC313X_CGU_PCR1                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR1_OFFSET)
#define LPC313X_CGU_PCR2                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR2_OFFSET)
#define LPC313X_CGU_PCR3                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR3_OFFSET)
#define LPC313X_CGU_PCR4                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR4_OFFSET)
#define LPC313X_CGU_PCR5                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR5_OFFSET)
#define LPC313X_CGU_PCR6                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR6_OFFSET)
#define LPC313X_CGU_PCR7                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR7_OFFSET)
#define LPC313X_CGU_PCR8                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR8_OFFSET)
#define LPC313X_CGU_PCR9                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR9_OFFSET)
#define LPC313X_CGU_PCR10                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR10_OFFSET)
#define LPC313X_CGU_PCR11                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR11_OFFSET)
#define LPC313X_CGU_PCR12                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR12_OFFSET)
#define LPC313X_CGU_PCR13                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR13_OFFSET)
#define LPC313X_CGU_PCR14                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR14_OFFSET)
#define LPC313X_CGU_PCR15                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR15_OFFSET)
#define LPC313X_CGU_PCR16                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR16_OFFSET)
#define LPC313X_CGU_PCR17                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR17_OFFSET)
#define LPC313X_CGU_PCR18                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR18_OFFSET)
#define LPC313X_CGU_PCR19                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR19_OFFSET)
#define LPC313X_CGU_PCR20                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR20_OFFSET)
#define LPC313X_CGU_PCR21                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR21_OFFSET)
#define LPC313X_CGU_PCR22                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR22_OFFSET)
#define LPC313X_CGU_PCR23                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR23_OFFSET)
#define LPC313X_CGU_PCR24                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR24_OFFSET)
#define LPC313X_CGU_PCR25                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR25_OFFSET)
#define LPC313X_CGU_PCR26                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR26_OFFSET)
#define LPC313X_CGU_PCR27                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR27_OFFSET)
#define LPC313X_CGU_PCR28                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR28_OFFSET)
#define LPC313X_CGU_PCR29                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR29_OFFSET)
#define LPC313X_CGU_PCR30                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR30_OFFSET)
#define LPC313X_CGU_PCR31                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR31_OFFSET)
#define LPC313X_CGU_PCR32                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR32_OFFSET)
#define LPC313X_CGU_PCR33                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR33_OFFSET)
#define LPC313X_CGU_PCR34                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR34_OFFSET)
#define LPC313X_CGU_PCR35                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR35_OFFSET)
#define LPC313X_CGU_PCR36                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR36_OFFSET)
#define LPC313X_CGU_PCR37                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR37_OFFSET)
#define LPC313X_CGU_PCR38                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR38_OFFSET)
#define LPC313X_CGU_PCR39                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR39_OFFSET)
#define LPC313X_CGU_PCR40                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR40_OFFSET)
#define LPC313X_CGU_PCR41                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR41_OFFSET)
#define LPC313X_CGU_PCR42                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR42_OFFSET)
#define LPC313X_CGU_PCR43                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR43_OFFSET)
#define LPC313X_CGU_PCR44                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR44_OFFSET)
#define LPC313X_CGU_PCR45                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR45_OFFSET)
#define LPC313X_CGU_PCR46                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR46_OFFSET)
#define LPC313X_CGU_PCR47                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR47_OFFSET)
#define LPC313X_CGU_PCR48                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR48_OFFSET)
#define LPC313X_CGU_PCR49                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR49_OFFSET)
#define LPC313X_CGU_PCR50                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR50_OFFSET)
#define LPC313X_CGU_PCR51                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR51_OFFSET)
#define LPC313X_CGU_PCR52                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR52_OFFSET)
#define LPC313X_CGU_PCR53                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR53_OFFSET)
#define LPC313X_CGU_PCR54                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR54_OFFSET)
#define LPC313X_CGU_PCR55                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR55_OFFSET)
#define LPC313X_CGU_PCR56                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR56_OFFSET)
#define LPC313X_CGU_PCR57                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR57_OFFSET)
#define LPC313X_CGU_PCR58                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR58_OFFSET)
#define LPC313X_CGU_PCR59                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR59_OFFSET)
#define LPC313X_CGU_PCR60                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR60_OFFSET)
#define LPC313X_CGU_PCR61                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR61_OFFSET)
#define LPC313X_CGU_PCR62                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR62_OFFSET)
#define LPC313X_CGU_PCR63                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR63_OFFSET)
#define LPC313X_CGU_PCR64                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR64_OFFSET)
#define LPC313X_CGU_PCR65                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR65_OFFSET)
#define LPC313X_CGU_PCR66                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR66_OFFSET)
#define LPC313X_CGU_PCR67                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR67_OFFSET)
#define LPC313X_CGU_PCR68                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR68_OFFSET)
#define LPC313X_CGU_PCR69                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR69_OFFSET)
#define LPC313X_CGU_PCR70                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR70_OFFSET)
#define LPC313X_CGU_PCR71                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR71_OFFSET)
#define LPC313X_CGU_PCR72                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR72_OFFSET)
#define LPC313X_CGU_PCR73                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR73_OFFSET)
#define LPC313X_CGU_PCR74                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR74_OFFSET)
#define LPC313X_CGU_PCR75                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR75_OFFSET)
#define LPC313X_CGU_PCR76                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR76_OFFSET)
#define LPC313X_CGU_PCR77                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR77_OFFSET)
#define LPC313X_CGU_PCR78                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR78_OFFSET)
#define LPC313X_CGU_PCR79                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR79_OFFSET)
#define LPC313X_CGU_PCR80                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR80_OFFSET)
#define LPC313X_CGU_PCR81                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR81_OFFSET)
#define LPC313X_CGU_PCR82                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR82_OFFSET)
#define LPC313X_CGU_PCR83                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR83_OFFSET)
#define LPC313X_CGU_PCR84                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR84_OFFSET)
#define LPC313X_CGU_PCR85                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR85_OFFSET)
#define LPC313X_CGU_PCR86                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR86_OFFSET)
#define LPC313X_CGU_PCR87                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR87_OFFSET)
#define LPC313X_CGU_PCR88                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR88_OFFSET)
#define LPC313X_CGU_PCR89                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR89_OFFSET)
#define LPC313X_CGU_PCR90                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR90_OFFSET)
#define LPC313X_CGU_PCR91                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PCR91_OFFSET)

/* Power status registers (PSR), spreading stage */

#define LPC313X_CGU_PSR(n)               (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR_OFFSET(n))
#define LPC313X_CGU_PSR0                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR0_OFFSET)
#define LPC313X_CGU_PSR1                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR1_OFFSET)
#define LPC313X_CGU_PSR2                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR2_OFFSET)
#define LPC313X_CGU_PSR3                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR3_OFFSET)
#define LPC313X_CGU_PSR4                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR4_OFFSET)
#define LPC313X_CGU_PSR5                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR5_OFFSET)
#define LPC313X_CGU_PSR6                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR6_OFFSET)
#define LPC313X_CGU_PSR7                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR7_OFFSET)
#define LPC313X_CGU_PSR8                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR8_OFFSET)
#define LPC313X_CGU_PSR9                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR9_OFFSET)
#define LPC313X_CGU_PSR10                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR10_OFFSET)
#define LPC313X_CGU_PSR11                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR11_OFFSET)
#define LPC313X_CGU_PSR12                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR12_OFFSET)
#define LPC313X_CGU_PSR13                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR13_OFFSET)
#define LPC313X_CGU_PSR14                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR14_OFFSET)
#define LPC313X_CGU_PSR15                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR15_OFFSET)
#define LPC313X_CGU_PSR16                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR16_OFFSET)
#define LPC313X_CGU_PSR17                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR17_OFFSET)
#define LPC313X_CGU_PSR18                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR18_OFFSET)
#define LPC313X_CGU_PSR19                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR19_OFFSET)
#define LPC313X_CGU_PSR20                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR20_OFFSET)
#define LPC313X_CGU_PSR21                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR21_OFFSET)
#define LPC313X_CGU_PSR22                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR22_OFFSET)
#define LPC313X_CGU_PSR23                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR23_OFFSET)
#define LPC313X_CGU_PSR24                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR24_OFFSET)
#define LPC313X_CGU_PSR25                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR25_OFFSET)
#define LPC313X_CGU_PSR26                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR26_OFFSET)
#define LPC313X_CGU_PSR27                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR27_OFFSET)
#define LPC313X_CGU_PSR28                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR28_OFFSET)
#define LPC313X_CGU_PSR29                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR29_OFFSET)
#define LPC313X_CGU_PSR30                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR30_OFFSET)
#define LPC313X_CGU_PSR31                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR31_OFFSET)
#define LPC313X_CGU_PSR32                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR32_OFFSET)
#define LPC313X_CGU_PSR33                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR33_OFFSET)
#define LPC313X_CGU_PSR34                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR34_OFFSET)
#define LPC313X_CGU_PSR35                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR35_OFFSET)
#define LPC313X_CGU_PSR36                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR36_OFFSET)
#define LPC313X_CGU_PSR37                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR37_OFFSET)
#define LPC313X_CGU_PSR38                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR38_OFFSET)
#define LPC313X_CGU_PSR39                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR39_OFFSET)
#define LPC313X_CGU_PSR40                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR40_OFFSET)
#define LPC313X_CGU_PSR41                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR41_OFFSET)
#define LPC313X_CGU_PSR42                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR42_OFFSET)
#define LPC313X_CGU_PSR43                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR43_OFFSET)
#define LPC313X_CGU_PSR44                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR44_OFFSET)
#define LPC313X_CGU_PSR45                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR45_OFFSET)
#define LPC313X_CGU_PSR46                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR46_OFFSET)
#define LPC313X_CGU_PSR47                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR47_OFFSET)
#define LPC313X_CGU_PSR48                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR48_OFFSET)
#define LPC313X_CGU_PSR49                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR49_OFFSET)
#define LPC313X_CGU_PSR50                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR50_OFFSET)
#define LPC313X_CGU_PSR51                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR51_OFFSET)
#define LPC313X_CGU_PSR52                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR52_OFFSET)
#define LPC313X_CGU_PSR53                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR53_OFFSET)
#define LPC313X_CGU_PSR54                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR54_OFFSET)
#define LPC313X_CGU_PSR55                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR55_OFFSET)
#define LPC313X_CGU_PSR56                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR56_OFFSET)
#define LPC313X_CGU_PSR57                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR57_OFFSET)
#define LPC313X_CGU_PSR58                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR58_OFFSET)
#define LPC313X_CGU_PSR59                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR59_OFFSET)
#define LPC313X_CGU_PSR60                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR60_OFFSET)
#define LPC313X_CGU_PSR61                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR61_OFFSET)
#define LPC313X_CGU_PSR62                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR62_OFFSET)
#define LPC313X_CGU_PSR63                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR63_OFFSET)
#define LPC313X_CGU_PSR64                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR64_OFFSET)
#define LPC313X_CGU_PSR65                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR65_OFFSET)
#define LPC313X_CGU_PSR66                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR66_OFFSET)
#define LPC313X_CGU_PSR67                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR67_OFFSET)
#define LPC313X_CGU_PSR68                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR68_OFFSET)
#define LPC313X_CGU_PSR69                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR69_OFFSET)
#define LPC313X_CGU_PSR70                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR70_OFFSET)
#define LPC313X_CGU_PSR71                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR71_OFFSET)
#define LPC313X_CGU_PSR72                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR72_OFFSET)
#define LPC313X_CGU_PSR73                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR73_OFFSET)
#define LPC313X_CGU_PSR74                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR74_OFFSET)
#define LPC313X_CGU_PSR75                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR75_OFFSET)
#define LPC313X_CGU_PSR76                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR76_OFFSET)
#define LPC313X_CGU_PSR77                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR77_OFFSET)
#define LPC313X_CGU_PSR78                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR78_OFFSET)
#define LPC313X_CGU_PSR79                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR79_OFFSET)
#define LPC313X_CGU_PSR80                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR80_OFFSET)
#define LPC313X_CGU_PSR81                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR81_OFFSET)
#define LPC313X_CGU_PSR82                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR82_OFFSET)
#define LPC313X_CGU_PSR83                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR83_OFFSET)
#define LPC313X_CGU_PSR84                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR84_OFFSET)
#define LPC313X_CGU_PSR85                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR85_OFFSET)
#define LPC313X_CGU_PSR86                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR86_OFFSET)
#define LPC313X_CGU_PSR87                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR87_OFFSET)
#define LPC313X_CGU_PSR88                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR88_OFFSET)
#define LPC313X_CGU_PSR89                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR89_OFFSET)
#define LPC313X_CGU_PSR90                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR90_OFFSET)
#define LPC313X_CGU_PSR91                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_PSR91_OFFSET)

/* Enable select registers (ESR), spreading stage */

#define LPC313X_CGU_ESR(n)               (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR_OFFSET(n))
#define LPC313X_CGU_ESR0                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR0_OFFSET)
#define LPC313X_CGU_ESR1                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR1_OFFSET)
#define LPC313X_CGU_ESR2                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR2_OFFSET)
#define LPC313X_CGU_ESR3                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR3_OFFSET)
#define LPC313X_CGU_ESR4                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR4_OFFSET)
#define LPC313X_CGU_ESR5                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR5_OFFSET)
#define LPC313X_CGU_ESR6                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR6_OFFSET)
#define LPC313X_CGU_ESR7                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR7_OFFSET)
#define LPC313X_CGU_ESR8                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR8_OFFSET)
#define LPC313X_CGU_ESR9                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR9_OFFSET)
#define LPC313X_CGU_ESR10                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR10_OFFSET)
#define LPC313X_CGU_ESR11                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR11_OFFSET)
#define LPC313X_CGU_ESR12                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR12_OFFSET)
#define LPC313X_CGU_ESR13                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR13_OFFSET)
#define LPC313X_CGU_ESR14                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR14_OFFSET)
#define LPC313X_CGU_ESR15                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR15_OFFSET)
#define LPC313X_CGU_ESR16                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR16_OFFSET)
#define LPC313X_CGU_ESR17                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR17_OFFSET)
#define LPC313X_CGU_ESR18                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR18_OFFSET)
#define LPC313X_CGU_ESR19                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR19_OFFSET)
#define LPC313X_CGU_ESR20                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR20_OFFSET)
#define LPC313X_CGU_ESR21                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR21_OFFSET)
#define LPC313X_CGU_ESR22                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR22_OFFSET)
#define LPC313X_CGU_ESR23                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR23_OFFSET)
#define LPC313X_CGU_ESR24                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR24_OFFSET)
#define LPC313X_CGU_ESR25                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR25_OFFSET)
#define LPC313X_CGU_ESR26                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR26_OFFSET)
#define LPC313X_CGU_ESR27                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR27_OFFSET)
#define LPC313X_CGU_ESR28                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR28_OFFSET)
#define LPC313X_CGU_ESR29                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR29_OFFSET)
#define LPC313X_CGU_ESR30                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR30_OFFSET)
#define LPC313X_CGU_ESR31                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR31_OFFSET)
#define LPC313X_CGU_ESR32                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR32_OFFSET)
#define LPC313X_CGU_ESR33                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR33_OFFSET)
#define LPC313X_CGU_ESR34                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR34_OFFSET)
#define LPC313X_CGU_ESR35                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR35_OFFSET)
#define LPC313X_CGU_ESR36                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR36_OFFSET)
#define LPC313X_CGU_ESR37                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR37_OFFSET)
#define LPC313X_CGU_ESR38                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR38_OFFSET)
#define LPC313X_CGU_ESR39                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR39_OFFSET)
#define LPC313X_CGU_ESR40                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR40_OFFSET)
#define LPC313X_CGU_ESR41                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR41_OFFSET)
#define LPC313X_CGU_ESR42                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR42_OFFSET)
#define LPC313X_CGU_ESR43                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR43_OFFSET)
#define LPC313X_CGU_ESR44                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR44_OFFSET)
#define LPC313X_CGU_ESR45                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR45_OFFSET)
#define LPC313X_CGU_ESR46                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR46_OFFSET)
#define LPC313X_CGU_ESR47                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR47_OFFSET)
#define LPC313X_CGU_ESR48                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR48_OFFSET)
#define LPC313X_CGU_ESR49                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR49_OFFSET)
#define LPC313X_CGU_ESR50                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR50_OFFSET)
#define LPC313X_CGU_ESR51                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR51_OFFSET)
#define LPC313X_CGU_ESR52                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR52_OFFSET)
#define LPC313X_CGU_ESR53                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR53_OFFSET)
#define LPC313X_CGU_ESR54                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR54_OFFSET)
#define LPC313X_CGU_ESR55                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR55_OFFSET)
#define LPC313X_CGU_ESR56                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR56_OFFSET)
#define LPC313X_CGU_ESR57                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR57_OFFSET)
#define LPC313X_CGU_ESR58                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR58_OFFSET)
#define LPC313X_CGU_ESR59                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR59_OFFSET)
#define LPC313X_CGU_ESR60                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR60_OFFSET)
#define LPC313X_CGU_ESR61                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR61_OFFSET)
#define LPC313X_CGU_ESR62                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR62_OFFSET)
#define LPC313X_CGU_ESR63                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR63_OFFSET)
#define LPC313X_CGU_ESR64                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR64_OFFSET)
#define LPC313X_CGU_ESR65                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR65_OFFSET)
#define LPC313X_CGU_ESR66                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR66_OFFSET)
#define LPC313X_CGU_ESR67                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR67_OFFSET)
#define LPC313X_CGU_ESR68                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR68_OFFSET)
#define LPC313X_CGU_ESR69                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR69_OFFSET)
#define LPC313X_CGU_ESR70                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR70_OFFSET)
#define LPC313X_CGU_ESR71                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR71_OFFSET)
#define LPC313X_CGU_ESR72                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR72_OFFSET)
#define LPC313X_CGU_ESR73                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR73_OFFSET)
#define LPC313X_CGU_ESR74                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR74_OFFSET)
#define LPC313X_CGU_ESR75                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR75_OFFSET)
#define LPC313X_CGU_ESR76                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR76_OFFSET)
#define LPC313X_CGU_ESR77                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR77_OFFSET)
#define LPC313X_CGU_ESR78                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR78_OFFSET)
#define LPC313X_CGU_ESR79                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR79_OFFSET)
#define LPC313X_CGU_ESR80                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR80_OFFSET)
#define LPC313X_CGU_ESR81                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR81_OFFSET)
#define LPC313X_CGU_ESR82                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR82_OFFSET)
#define LPC313X_CGU_ESR83                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR83_OFFSET)
#define LPC313X_CGU_ESR84                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR84_OFFSET)
#define LPC313X_CGU_ESR85                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR85_OFFSET)
#define LPC313X_CGU_ESR86                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR86_OFFSET)
#define LPC313X_CGU_ESR87                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR87_OFFSET)
#define LPC313X_CGU_ESR88                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_ESR88_OFFSET)

/* Base control registers (BCR) for SYS base */

#define LPC313X_CGU_BCR0                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_BCR0_OFFSET)
#define LPC313X_CGU_BCR1                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_BCR1_OFFSET)
#define LPC313X_CGU_BCR2                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_BCR2_OFFSET)
#define LPC313X_CGU_BCR3                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_BCR3_OFFSET)
#define LPC313X_CGU_BCR7                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_BCR7_OFFSET)

/* Fractional divider configuration (FDC) registers */

#define LPC313X_CGU_FDC(n)               (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FDC_OFFSET(n))
#define LPC313X_CGU_FDC0                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FDC0_OFFSET)
#define LPC313X_CGU_FDC1                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FDC1_OFFSET)
#define LPC313X_CGU_FDC2                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FDC2_OFFSET)
#define LPC313X_CGU_FDC3                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FDC3_OFFSET)
#define LPC313X_CGU_FDC4                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FDC4_OFFSET)
#define LPC313X_CGU_FDC5                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FDC5_OFFSET)
#define LPC313X_CGU_FDC6                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FDC6_OFFSET)
#define LPC313X_CGU_FDC7                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FDC7_OFFSET)
#define LPC313X_CGU_FDC8                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FDC8_OFFSET)
#define LPC313X_CGU_FDC9                 (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FDC9_OFFSET)
#define LPC313X_CGU_FDC10                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FDC10_OFFSET)
#define LPC313X_CGU_FDC11                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FDC11_OFFSET)
#define LPC313X_CGU_FDC12                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FDC12_OFFSET)
#define LPC313X_CGU_FDC13                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FDC13_OFFSET)
#define LPC313X_CGU_FDC14                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FDC14_OFFSET)
#define LPC313X_CGU_FDC15                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FDC15_OFFSET)
#define LPC313X_CGU_FDC16                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FDC16_OFFSET)
#define LPC313X_CGU_FDC17                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FDC17_OFFSET)
#define LPC313X_CGU_FDC18                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FDC18_OFFSET)
#define LPC313X_CGU_FDC19                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FDC19_OFFSET)
#define LPC313X_CGU_FDC20                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FDC20_OFFSET)
#define LPC313X_CGU_FDC21                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FDC21_OFFSET)
#define LPC313X_CGU_FDC22                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FDC22_OFFSET)
#define LPC313X_CGU_FDC23                (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_FDC23_OFFSET)

/* Dynamic fractional divider configuration (DYNFDC) registers (SYS base only) */

#define LPC313X_CGU_DYNFDC(n)            (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_DYNFDC_OFFSET(n))
#define LPC313X_CGU_DYNFDC0              (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_DYNFDC0_OFFSET)
#define LPC313X_CGU_DYNFDC1              (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_DYNFDC1_OFFSET)
#define LPC313X_CGU_DYNFDC2              (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_DYNFDC2_OFFSET)
#define LPC313X_CGU_DYNFDC3              (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_DYNFDC3_OFFSET)
#define LPC313X_CGU_DYNFDC4              (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_DYNFDC4_OFFSET)
#define LPC313X_CGU_DYNFDC5              (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_DYNFDC5_OFFSET)
#define LPC313X_CGU_DYNFDC6              (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_DYNFDC6_OFFSET)

/* Dynamic fractional divider selection (DYNSEL) registers (SYS base only) */

#define LPC313X_CGU_DYNSEL(n)            (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_DYNSEL_OFFSET(n))
#define LPC313X_CGU_DYNSEL0              (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_DYNSEL0_OFFSET)
#define LPC313X_CGU_DYNSEL1              (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_DYNSEL1_OFFSET)
#define LPC313X_CGU_DYNSEL2              (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_DYNSEL2_OFFSET)
#define LPC313X_CGU_DYNSEL3              (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_DYNSEL3_OFFSET)
#define LPC313X_CGU_DYNSEL4              (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_DYNSEL4_OFFSET)
#define LPC313X_CGU_DYNSEL5              (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_DYNSEL5_OFFSET)
#define LPC313X_CGU_DYNSEL6              (LPC313X_CGU_CSB_VBASE+LPC313X_CGU_DYNSEL6_OFFSET)

/* CGU configuration (virtural) register address ************************************************/
/* Power and oscillator control */

#define LPC313X_CGU_POWERMODE            (LPC313X_CGU_CFG_VBASE+LPC313X_CGU_POWERMODE_OFFSET)
#define LPC313X_CGU_WDBARK               (LPC313X_CGU_CFG_VBASE+LPC313X_CGU_WDBARK_OFFSET)
#define LPC313X_CGU_FFASTON              (LPC313X_CGU_CFG_VBASE+LPC313X_CGU_FFASTON_OFFSET)
#define LPC313X_CGU_FFASTBYP             (LPC313X_CGU_CFG_VBASE+LPC313X_CGU_FFASTBYP_OFFSET)
#define LPC313X_CGU_APB0RST              (LPC313X_CGU_CFG_VBASE+LPC313X_CGU_APB0RST_OFFSET)
#define LPC313X_CGU_AHB2APB0RST          (LPC313X_CGU_CFG_VBASE+LPC313X_CGU_AHB2APB0RST_OFFSET)
#define LPC313X_CGU_APB1RST              (LPC313X_CGU_CFG_VBASE+LPC313X_CGU_APB1RST_OFFSET)
#define LPC313X_CGU_AHB2PB1RST           (LPC313X_CGU_CFG_VBASE+LPC313X_CGU_AHB2PB1RST_OFFSET)
#define LPC313X_CGU_APB2RST              (LPC313X_CGU_CFG_VBASE+LPC313X_CGU_APB2RST_OFFSET)
#define LPC313X_CGU_AHB2APB2RST          (LPC313X_CGU_CFG_VBASE+LPC313X_CGU_AHB2APB2RST_OFFSET)
#define LPC313X_CGU_APB3RST              (LPC313X_CGU_CFG_VBASE+LPC313X_CGU_APB3RST_OFFSET)
#define LPC313X_CGU_AHB2APB3RST          (LPC313X_CGU_CFG_VBASE+LPC313X_CGU_AHB2APB3RST_OFFSET)
#define LPC313X_CGU_APB4RST              (LPC313X_CGU_CFG_VBASE+LPC313X_CGU_APB4RST_OFFSET)
#define LPC313X_CGU_AHB2INTCRST          (LPC313X_CGU_CFG_VBASE+LPC313X_CGU_AHB2INTCRST_OFFSET)
#define LPC313X_CGU_AHB0RST              (LPC313X_CGU_CFG_VBASE+LPC313X_CGU_AHB0RST_OFFSET)
#define LPC313X_CGU_EBIRST               (LPC313X_CGU_CFG_VBASE+LPC313X_CGU_EBIRST_OFFSET)
#define LPC313X_CGU_PCMRST               (LPC313X_CGU_CFG_VBASE+LPC313X_CGU_PCMRST_OFFSET)
#define LPC313X_CGU_PCMRST               (LPC313X_CGU_CFG_VBASE+LPC313X_CGU_PCMRST_OFFSET)
#define LPC313X_CGU_PCMRSTASYNC          (LPC313X_CGU_CFG_VBASE+LPC313X_CGU_PCMRSTASYNC_OFFSET)
Show full blame