Kinetis:sim ensure isolation of clock dividers for 0 value case
This fixes a bug were a SoC does not have a clockdivN register and passes a 0 for the init value. This prevents overflow of the 0 decremented to -1 (0xffffffff) spilling over to other clockdivN feilds.
parent
7581cad5
Please register or sign in to comment