Skip to content
Commit cb62675b authored by David Sidrane's avatar David Sidrane
Browse files

Kinetis:sim ensure isolation of clock dividers for 0 value case

   This fixes a bug were a SoC does not have a clockdivN register
   and passes a 0 for the init value. This prevents overflow of
   the 0 decremented to -1 (0xffffffff) spilling over to other
   clockdivN feilds.
parent 7581cad5
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment