Commits · 588d2b506f6d051fbae6875a4ed7a5f4ed545ccf · f4grx / NuttX RTOS · GitLab

Fin de support de l'authentification git SSH au 1er septembre 2025.
Merci de configurer vos clients pour passer en HTTPS : Utilisation de Git et Gitlab avec HTTPS

Dec 21, 2016
- Xtensa ESP32: Oddly, an rsync barrier when writing to co-processor register corrects problem. · 588d2b50
  Gregory Nutt authored Dec 21, 2016
  
  588d2b50
- Eliminate a warning · 1b7162a0
  Gregory Nutt authored Dec 21, 2016
  
  1b7162a0
Dec 20, 2016
- Xtensa ESP32: Clock frequency is different if running from IRAM or is booting... · 89c33e97
  Geoffrey authored Dec 20, 2016
  89c33e97
- Refresh some configurations · 59c5ae3e
  Gregory Nutt authored Dec 20, 2016
  
  59c5ae3e
- Fix procfs status for SMP case. · 57d8a437
  Gregory Nutt authored Dec 20, 2016
  
  57d8a437
- Xtensa ESP32: Fix APP CPU startup... Can't use semaphores on the IDLE thread. · 81697f22
  Gregory Nutt authored Dec 20, 2016
  
  81697f22
- Xtensa ESP32: A few fixes for APP CPU start-up · 6d5a718b
  Gregory Nutt authored Dec 20, 2016
  
  6d5a718b
- Update README · 404925d9
  Gregory Nutt authored Dec 20, 2016
  
  404925d9
- Xtensa ESP32: Update APP CPU startup logic to match current Expressif example code. · 4e9a0ffe
  Gregory Nutt authored Dec 20, 2016
  
  4e9a0ffe
- Xtensa ESP32: Missing prologue/epilogue macros on C callable function · 3b681586
  Gregory Nutt authored Dec 20, 2016
  
  3b681586
- Review of last PR · 5666bf30
  Gregory Nutt authored Dec 20, 2016
  
  5666bf30
- Merged in young-mu/nuttx (pull request #187) · 1ed25c0d
  Gregory Nutt authored Dec 20, 2016
  1ed25c0d
- Improve the PWM logs · 07b70fcc
  Young authored Dec 20, 2016
  
  07b70fcc
- Support indefinite number of pulses generation in PULSECOUNT mode · 9d355e12
  Young authored Dec 20, 2016
  
  9d355e12
- Support PWM_PULSECOUNT feature for TI tiva · e35406f7
  Young authored Dec 20, 2016
  
  e35406f7
- Merged nuttx/nuttx into master · b737f0e1
  Young authored Dec 20, 2016
  
  b737f0e1
Dec 19, 2016
- Xtensa ESP32: Make sure that SMP configuratin still builds without errors. · e5182acb
  Gregory Nutt authored Dec 19, 2016
  
  e5182acb
- Xtensa ESP32: Clean-up and fixes from last commits · e61549d8
  Gregory Nutt authored Dec 19, 2016
  
  e61549d8
- Xtensa ESP32: Corrects timer initialization and timer input frequency. · 097f09cb
  Gregory Nutt authored Dec 19, 2016
  
  097f09cb
- Xtensa ESP32: Fixes some double faults and user errors, but I do not fully understand why. · a9a39800
  Gregory Nutt authored Dec 19, 2016
  
  a9a39800
- Xtensa ESP32: Automatically mount /proc at start-up. · 886ce88b
  Gregory Nutt authored Dec 19, 2016
  
  886ce88b
Dec 18, 2016
- Update README. · b47255a6
  Gregory Nutt authored Dec 18, 2016
  
  b47255a6
- ESP32 Serial: Add logic to prevent infinite loops in interrupt handler. · 2b0b698d
  Gregory Nutt authored Dec 18, 2016
  
  2b0b698d
- ESP32 Serial: Fix some register bit definitions. · 71bb79a6
  Gregory Nutt authored Dec 18, 2016
  
  71bb79a6
- Xtensa ESP32: Last change should be conditioned on the window ABI. · 4bd530d0
  Gregory Nutt authored Dec 18, 2016
  
  4bd530d0
- Xtensa ESP32: Need to spill registers to memory as the last dying action... · 665c1647
  Gregory Nutt authored Dec 18, 2016
  665c1647
- Fix context save logic when called in window ABI configuration. Add an IDLE... · 586f0aab
  Gregory Nutt authored Dec 18, 2016
  586f0aab
Dec 17, 2016
- Add an attribution to the scanset addition to sscanf() · 8ce1fdaa
  Gregory Nutt authored Dec 17, 2016
  
  8ce1fdaa
- Add scansets to the scanf function. Enabled CONFIG_LIBC_SCANSET option. · 7be1b86a
  Author: Aleksandr Vyhovanec authored Dec 17, 2016
  
  7be1b86a
- Xtensa ESP32: wsr, not rsr. · 93e6d16f
  Gregory Nutt authored Dec 17, 2016
  
  93e6d16f
- Xtensa ESP32: Need to clone some logic for syncrhonous context switch. Window... · a88c50d3
  Gregory Nutt authored Dec 17, 2016
  a88c50d3
- Xtensa ESP32: Fix clobbered a9 in co-processor context save/restore · 6b80e5f1
  Gregory Nutt authored Dec 17, 2016
  
  6b80e5f1
- Xtensa ESP32: Using wrong register to disable interrupts. · 8de11278
  Gregory Nutt authored Dec 17, 2016
  
  8de11278
- Merged in david_s5/nuttx/master_cdcacm_fix (pull request #185) · b506bd6e
  Gregory Nutt authored Dec 17, 2016
  b506bd6e
- Merged in david_s5/nuttx (pull request #184) · e7a21b51
  Gregory Nutt authored Dec 17, 2016
  e7a21b51
- Merged nuttx/nuttx into master · 950c140f
  David Sidrane authored Dec 17, 2016
  
  950c140f
- STM32: Fix some STM32F7 copy paste errors · ec854250
  David Sidrane authored Dec 17, 2016
  
  ec854250
- BugFix:uart_ops_s portion of cdcacm will not be initalized with correct... · 54810876
  David Sidrane authored Dec 17, 2016
  54810876
- Xtensa ESP32: Change that should have been included in a previous commit was not. · 38ebe6c1
  Gregory Nutt authored Dec 17, 2016
  
  38ebe6c1
- One register getting clobber on context save · 05e79848
  Gregory Nutt authored Dec 17, 2016
  
  05e79848

Documentation Code Eelctrolab