- Dec 20, 2016
-
-
Gregory Nutt authored
-
Gregory Nutt authored
-
Gregory Nutt authored
-
Gregory Nutt authored
-
Gregory Nutt authored
-
Gregory Nutt authored
-
Gregory Nutt authored
-
Gregory Nutt authored
-
Gregory Nutt authored
Support PWM_PULSECOUNT feature for TI tiva
-
Young authored
-
Young authored
-
Young authored
-
Young authored
-
- Dec 19, 2016
-
-
Gregory Nutt authored
-
Gregory Nutt authored
-
Gregory Nutt authored
-
Gregory Nutt authored
-
Gregory Nutt authored
-
- Dec 18, 2016
-
-
Gregory Nutt authored
-
Gregory Nutt authored
-
Gregory Nutt authored
-
Gregory Nutt authored
-
Gregory Nutt authored
Xtensa ESP32: Need to spill registers to memory as the last dying action before switching to a new thread.
-
Gregory Nutt authored
Fix context save logic when called in window ABI configuration. Add an IDLE stack. Don't depend on the mystery stack received from the bootloader.
-
- Dec 17, 2016
-
-
Gregory Nutt authored
-
Author: Aleksandr Vyhovanec authored
-
Gregory Nutt authored
-
Gregory Nutt authored
Xtensa ESP32: Need to clone some logic for syncrhonous context switch. Window spill logic in the conmon restores logic is inappropriate in this context
-
Gregory Nutt authored
-
Gregory Nutt authored
-
Gregory Nutt authored
BugFix:uart_ops_s portion of cdcacm will not be initalized with correct functions if CONFIG_SERIAL_DMA is lit.
-
Gregory Nutt authored
C&P error from F7
-
David Sidrane authored
-
David Sidrane authored
-
David Sidrane authored
BugFix:uart_ops_s portion of cdcacm will not be initalized with correct functions if CONFIG_SERIAL_DMA is lit. This fixes the issses in a C99 compatible way
-
Gregory Nutt authored
-
Gregory Nutt authored
-
Gregory Nutt authored
-
David Sidrane authored
-
- Dec 16, 2016
-
-
Gregory Nutt authored
Xtensa ESP32: Fixes a few issue with restoring registers on interrupt return, but there is still a problem
-